

National Semiconductor is now part of
Texas Instruments.

Search <http://www.ti.com/> for the latest technical
information and details on our current products and services.

LMC662 CMOS Dual Operational Amplifier

General Description

The LMC662 CMOS Dual operational amplifier is ideal for operation from a single supply. It operates from +5V to +15V and features rail-to-rail output swing in addition to an input common-mode range that includes ground. Performance limitations that have plagued CMOS amplifiers in the past are not a problem with this design. Input V_{OS} , drift, and broadband noise as well as voltage gain into realistic loads (2 k Ω and 600 Ω) are all equal to or better than widely accepted bipolar equivalents.

This chip is built with National's advanced Double-Poly Silicon-Gate CMOS process.

See the LMC660 datasheet for a Quad CMOS operational amplifier with these same features.


Features

- Rail-to-rail output swing
- Specified for 2 k Ω and 600 Ω loads
- High voltage gain: 126 dB
- Low input offset voltage: 3 mV
- Low offset voltage drift: 1.3 $\mu\text{V}/^\circ\text{C}$
- Ultra low input bias current: 2 fA
- Input common-mode range includes V^-
- Operating range from +5V to +15V supply
- $I_{SS} = 400 \mu\text{A}/\text{amplifier}$; independent of V^+
- Low distortion: 0.01% at 10 kHz
- Slew rate: 1.1 V/ μs

Applications


- High-impedance buffer or preamplifier
- Precision current-to-voltage converter
- Long-term integrator
- Sample-and-hold circuit
- Peak detector
- Medical instrumentation
- Industrial controls
- Automotive sensors

Connection Diagram



00976301

Typical Application



00976315

Ordering Information

| Package | Temperature Range | | NSC Drawing | Transport Media |
|---------------------|-------------------|------------|-------------|-----------------|
| | Industrial | Commercial | | |
| 8-Pin Small Outline | LMC662AIM | LMC662CM | M08A | Rail |
| | LMC662AIMX | LMC662CMX | | Tape and Reel |
| 8-Pin Molded DIP | LMC662AIN | LMC662CN | N08E | Rail |

Absolute Maximum Ratings (Note 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| | |
|--|----------------------------------|
| Differential Input Voltage | ±Supply Voltage |
| Supply Voltage ($V^+ - V^-$) | 16V |
| Output Short Circuit to V^+ | (Note 12) |
| Output Short Circuit to V^- | (Note 1) |
| Lead Temperature (Soldering, 10 sec.) | 260°C |
| Storage Temp. Range | -65°C to +150°C |
| Voltage at Input/Output Pins | (V^+) +0.3V, (V^-) -0.3V |
| Current at Output Pin | ±18 mA |
| Current at Input Pin | ±5 mA |
| Current at Power Supply Pin | 35 mA |

| | |
|------------------------|----------|
| Power Dissipation | (Note 2) |
| Junction Temperature | 150°C |
| ESD Tolerance (Note 8) | 1000V |

Operating Ratings(Note 3)

| | |
|--|-----------------------|
| Temperature Range | |
| LMC662AI | -40°C ≤ T_J ≤ +85°C |
| LMC662C | 0°C ≤ T_J ≤ +70°C |
| Supply Voltage Range | 4.75V to 15.5V |
| Power Dissipation | (Note 10) |
| Thermal Resistance (θ_{JA}) (Note 11) | |
| 8-Pin Molded DIP | 101°C/W |
| 8-Pin SO | 165°C/W |

DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$. **Boldface** limits apply at the temperature extremes. $V^+ = 5\text{V}$, $V^- = 0\text{V}$, $V_{CM} = 1.5\text{V}$, $V_O = 2.5\text{V}$ and $R_L > 1\text{M}$ unless otherwise specified.

| Parameter | Conditions | Typ (Note 4) | LMC662AI | LMC662C | Units |
|--|---|-----------------|--|--|------------------------------|
| | | | Limit (Note 4) | Limit (Note 4) | |
| Input Offset Voltage | | 1 | 3 3.3 | 6 6.3 | mV max |
| Input Offset Voltage Average Drift | | 1.3 | | | $\mu\text{V}/^\circ\text{C}$ |
| Input Bias Current | | 0.002 | 4 | 2 | pA max |
| Input Offset Current | | 0.001 | 2 | 1 | pA max |
| Input Resistance | | >1 | | | Tera Ω |
| Common Mode Rejection Ratio | $0\text{V} \leq V_{CM} \leq 12.0\text{V}$ $V^+ = 15\text{V}$ | 83 | 70 68 | 63 62 | dB min |
| Positive Power Supply Rejection Ratio | $5\text{V} \leq V^+ \leq 15\text{V}$ $V_O = 2.5\text{V}$ | 83 | 70 68 | 63 62 | dB min |
| Negative Power Supply Rejection Ratio | $0\text{V} \leq V^- \leq -10\text{V}$ | 94 | 84 83 | 74 73 | dB min |
| Input Common-Mode Voltage Range | $V^+ = 5\text{V} \ \& \ 15\text{V}$ For CMRR ≥ 50 dB | -0.4 | -0.1 0 | -0.1 0 | V max |
| | | $V^+ - 1.9$ | $V^+ - 2.3$ $V^+ - 2.5$ | $V^+ - 2.3$ $V^+ - 2.4$ | V min |
| Large Signal Voltage Gain | $R_L = 2\text{ k}\Omega$ (Note 5) Sourcing Sinking | 2000 | 440 400 | 300 200 | V/mV min |
| | | 500 | 180 120 | 90 80 | V/mV min |
| | $R_L = 600\Omega$ (Note 5) Sourcing Sinking | 1000 | 220 200 | 150 100 | V/mV min |
| | | 250 | 100 60 | 50 40 | V/mV min |

DC Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$. **Boldface** limits apply at the temperature extremes. $V^+ = 5\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = 1.5\text{V}$, $V_O = 2.5\text{V}$ and $R_L > 1\text{M}$ unless otherwise specified.

| Parameter | Conditions | Typ (Note 4) | LMC662AI | LMC662C | Units | |
|--------------------------------------|---|-----------------------------|-----------------------|-----------------------|-----------------|-----------|
| | | | Limit (Note 4) | Limit (Note 4) | | |
| Output Swing | $V^+ = 5\text{V}$ $R_L = 2\text{ k}\Omega$ to $V^+/2$ | 4.87 | 4.82 4.79 | 4.78 4.76 | V min | |
| | | 0.10 | 0.15 0.17 | 0.19 0.21 | V max | |
| | $V^+ = 5\text{V}$ $R_L = 600\Omega$ to $V^+/2$ | 4.61 | 4.41 4.31 | 4.27 4.21 | V min | |
| | | 0.30 | 0.50 0.56 | 0.63 0.69 | V max | |
| | $V^+ = 15\text{V}$ $R_L = 2\text{ k}\Omega$ to $V^+/2$ | 14.63 | 14.50 14.44 | 14.37 14.32 | V min | |
| | | 0.26 | 0.35 0.40 | 0.44 0.48 | V max | |
| | $V^+ = 15\text{V}$ $R_L = 600\Omega$ to $V^+/2$ | 13.90 | 13.35 13.15 | 12.92 12.76 | V min | |
| | | 0.79 | 1.16 1.32 | 1.45 1.58 | V max | |
| | Output Current $V^+ = 5\text{V}$ | Sourcing, $V_O = 0\text{V}$ | 22 | 16 14 | 13 11 | mA min |
| | | Sinking, $V_O = 5\text{V}$ | 21 | 16 14 | 13 11 | mA min |
| Output Current $V^+ = 15\text{V}$ | Sourcing, $V_O = 0\text{V}$ | 40 | 28 25 | 23 21 | mA min | |
| | Sinking, $V_O = 13\text{V}$ (Note 12) | 39 | 28 24 | 23 20 | mA min | |
| Supply Current | Both Amplifiers $V_O = 1.5\text{V}$ | 0.75 | 1.3 1.5 | 1.6 1.8 | mA max | |

AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$. **Boldface** limits apply at the temperature extremes. $V^+ = 5\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = 1.5\text{V}$, $V_O = 2.5\text{V}$ and $R_L > 1\text{M}$ unless otherwise specified.

| Parameter | Conditions | Typ (Note 4) | LMC662AI | LMC662C | Units |
|------------------------------|--------------------|-----------------|-------------------|-------------------|------------------------------|
| | | | Limit (Note 4) | Limit (Note 4) | |
| Slew Rate | (Note 6) | 1.1 | 0.8 0.6 | 0.8 0.7 | V/ μs min |
| Gain-Bandwidth Product | | 1.4 | | | MHz |
| Phase Margin | | 50 | | | Deg |
| Gain Margin | | 17 | | | dB |
| Amp-to-Amp Isolation | (Note 7) | 130 | | | dB |
| Input-Referred Voltage Noise | $F = 1\text{ kHz}$ | 22 | | | $\text{nV}/\sqrt{\text{Hz}}$ |
| Input-Referred Current Noise | $F = 1\text{ kHz}$ | 0.0002 | | | $\text{pA}/\sqrt{\text{Hz}}$ |

AC Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^\circ\text{C}$. **Boldface** limits apply at the temperature extremes. $V^+ = 5\text{V}$, $V^- = 0\text{V}$, $V_{CM} = 1.5\text{V}$, $V_O = 2.5\text{V}$ and $R_L > 1\text{M}$ unless otherwise specified.

| Parameter | Conditions | Typ (Note 4) | LMC662AI | LMC662C | Units |
|---------------------------|---|-----------------|-------------------|-------------------|-------|
| | | | Limit (Note 4) | Limit (Note 4) | |
| Total Harmonic Distortion | $F = 10\text{ kHz}$, $A_V = -10$ $R_L = 2\text{ k}\Omega$, $V_O = 8\text{ V}_{PP}$ $V^+ = 15\text{V}$ | 0.01 | | | % |

Note 1: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150°C . Output currents in excess of $\pm 30\text{ mA}$ over long term may adversely affect reliability.

Note 2: The maximum power dissipation is a function of $T_{J(\text{max})}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(\text{max})} - T_A) / \theta_{JA}$.

Note 3: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 4: Typical values represent the most likely parametric norm. Limits are guaranteed by testing or correlation.

Note 5: $V^+ = 15\text{V}$, $V_{CM} = 7.5\text{V}$ and R_L connected to 7.5V . For Sourcing tests, $7.5\text{V} \leq V_O \leq 11.5\text{V}$. For Sinking tests, $2.5\text{V} \leq V_O \leq 7.5\text{V}$.

Note 6: $V^+ = 15\text{V}$. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.

Note 7: Input referred. $V^+ = 15\text{V}$ and $R_L = 10\text{ k}\Omega$ connected to $V^+/2$. Each amp excited in turn with 1 kHz to produce $V_O = 13\text{ V}_{PP}$.

Note 8: Human body model, $1.5\text{ k}\Omega$ in series with 100 pF .

Note 9: A military RETS electrical test specification is available on request.


Note 10: For operating at elevated temperatures the device must be derated based on the thermal resistance θ_{JA} with $P_D = (T_J - T_A) / \theta_{JA}$.

Note 11: All numbers apply for packages soldered directly into a PC board.


Note 12: Do not connect output to V^+ when V^+ is greater than 13V or reliability may be adversely affected.

Typical Performance Characteristics $V_S = \pm 7.5V$, $T_A = 25^\circ C$ unless otherwise specified


Supply Current vs. Supply Voltage




Offset Voltage




Input Bias Current




Output Characteristics Current Sinking



Output Characteristics Current Sourcing




Input Voltage Noise vs. Frequency




Typical Performance Characteristics $V_S = \pm 7.5V$, $T_A = 25^\circ C$ unless otherwise specified (Continued)

CMRR vs. Frequency




00976330

Open-Loop Frequency Response




00976331

Frequency Response vs. Capacitive Load




00976332

Non-Inverting Large Signal Pulse Response




00976333

Stability vs. Capacitive Load



00976334

Stability vs. Capacitive Load



00976335

Note: Avoid resistive loads of less than 500 Ω , as they may cause instability.


Note: Avoid resistive loads of less than 500 Ω , as they may cause instability.

Application Hints

AMPLIFIER TOPOLOGY

The topology chosen for the LMC662, shown in *Figure 1*, is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow rail-to-rail output swing. Since the buffer traditionally delivers the power to the load, while maintaining high op amp gain and stability, and must withstand shorts to either rail, these tasks now fall to the integrator.

As a result of these demands, the integrator is a compound affair with an embedded gain stage that is doubly fed forward (via C_f and C_{ff}) by a dedicated unity-gain compensation driver. In addition, the output portion of the integrator is a push-pull configuration for delivering heavy loads. While sinking current the whole amplifier path consists of three gain stages with one stage fed forward, whereas while sourcing the path contains four gain stages with two fed forward.



00976304

FIGURE 1. LMC662 Circuit Topology (Each Amplifier)

The large signal voltage gain while sourcing is comparable to traditional bipolar op amps, even with a 600Ω load. The gain while sinking is higher than most CMOS op amps, due to the additional gain stage; however, under heavy load (600Ω) the gain will be reduced as indicated in the Electrical Characteristics.

COMPENSATING INPUT CAPACITANCE

The high input resistance of the LMC662 op amps allows the use of large feedback and source resistor values without losing gain accuracy due to loading. However, the circuit will be especially sensitive to its layout when these large-value resistors are used.

Every amplifier has some capacitance between each input and AC ground, and also some differential capacitance between the inputs. When the feedback network around an amplifier is resistive, this input capacitance (along with any additional capacitance due to circuit board traces, the socket, etc.) and the feedback resistors create a pole in the feedback path. In the following General Operational Amplifier Circuit, *Figure 2*, the frequency of this pole is

$$f_p = \frac{1}{2\pi C_S R_P}$$

where C_S is the total capacitance at the inverting input, including amplifier input capacitance and any stray capacitance from the IC socket (if one is used), circuit board traces,

etc., and R_P is the parallel combination of R_F and R_{IN} . This formula, as well as all formulae derived below, apply to inverting and non-inverting op-amp configurations.

When the feedback resistors are smaller than a few kΩ, the frequency of the feedback pole will be quite high, since C_S is generally less than 10 pF. If the frequency of the feedback pole is much higher than the “ideal” closed-loop bandwidth (the nominal closed-loop bandwidth in the absence of C_S), the pole will have a negligible effect on stability, as it will add only a small amount of phase shift.

However, if the feedback pole is less than approximately 6 to 10 times the “ideal” –3 dB frequency, a feedback capacitor, C_F , should be connected between the output and the inverting input of the op amp. This condition can also be stated in terms of the amplifier’s low-frequency noise gain: To maintain stability, a feedback capacitor will probably be needed if

$$\left(\frac{R_F}{R_{IN}} + 1\right) \leq \sqrt{6 \times 2\pi \times \text{GBW} \times R_F \times C_S}$$

where

$$\left(\frac{R_F}{R_{IN}} + 1\right)$$

is the amplifier’s low-frequency noise gain and GBW is the amplifier’s gain bandwidth product. An amplifier’s low-frequency noise gain is represented by the formula

$$\left(\frac{R_F}{R_{IN}} + 1\right)$$

regardless of whether the amplifier is being used in an inverting or non-inverting mode. Note that a feedback capacitor is more likely to be needed when the noise gain is low and/or the feedback resistor is large.

If the above condition is met (indicating a feedback capacitor will probably be needed), and the noise gain is large enough that:

$$\left(\frac{R_F}{R_{IN}} + 1\right) \geq 2\sqrt{\text{GBW} \times R_F \times C_S},$$

the following value of feedback capacitor is recommended:

$$C_F = \frac{C_S}{2 \left(\frac{R_F}{R_{IN}} + 1\right)}$$

if

$$\left(\frac{R_F}{R_{IN}} + 1\right) < 2\sqrt{\text{GBW} \times R_F \times C_S},$$


the feedback capacitor should be:

$$C_F = \sqrt{\frac{C_S}{\text{GBW} \times R_F}}$$

Application Hints (Continued)

Note that these capacitor values are usually significantly smaller than those given by the older, more conservative formula:

$$C_F = \frac{C_S R_{IN}}{R_F}$$



00976306

C_S consists of the amplifier's input capacitance plus any stray capacitance from the circuit board and socket. C_F compensates for the pole caused by C_S and the feedback resistor.


FIGURE 2. General Operational Amplifier Circuit

Using the smaller capacitors will give much higher bandwidth with little degradation of transient response. It may be necessary in any of the above cases to use a somewhat larger feedback capacitor to allow for unexpected stray capacitance, or to tolerate additional phase shifts in the loop, or excessive capacitive load, or to decrease the noise or bandwidth, or simply because the particular circuit implementation needs more feedback capacitance to be sufficiently stable. For example, a printed circuit board's stray capacitance may be larger or smaller than the breadboard's, so the actual optimum value for C_F may be different from the one estimated using the breadboard. In most cases, the value of C_F should be checked on the actual circuit, starting with the computed value.

CAPACITIVE LOAD TOLERANCE

Like many other op amps, the LMC662 may oscillate when its applied load appears capacitive. The threshold of oscillation varies both with load and circuit gain. The configuration most sensitive to oscillation is a unity-gain follower. See the Typical Performance Characteristics.


The load capacitance interacts with the op amp's output resistance to create an additional pole. If this pole frequency is sufficiently low, it will degrade the op amp's phase margin so that the amplifier is no longer stable at low gains. As shown in *Figure 3*, the addition of a small resistor (50Ω to 100Ω) in series with the op amp's output, and a capacitor (5 pF to 10 pF) from inverting input to output pins, returns the phase margin to a safe value without interfering with lower-frequency circuit operation. Thus, larger values of capacitance can be tolerated without oscillation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.



00976305

FIGURE 3. R_x , C_x Improve Capacitive Load Tolerance

Capacitive load driving capability is enhanced by using a pull up resistor to V^+ *Figure 4*. Typically a pull up resistor conducting $500\text{ }\mu\text{A}$ or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).



00976323

FIGURE 4. Compensating for Large Capacitive Loads with a Pull Up Resistor

PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC662, typically less than 0.04 pA , it is essential to have an excellent layout. Fortunately, the techniques for obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC662's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs. See *Figure 5*. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of $10^{12}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5 V bus adjacent to the pad of an input. This would cause a 100 times degradation from the LMC662's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of $10^{11}\Omega$ would cause only 0.05 pA of leakage current, or perhaps a minor (2:1) degradation of the amplifier's performance. See *Figures 6, 7, 8* for typical connections of guard rings for stan-

Application Hints (Continued)

standard op-amp configurations. If both inputs are active and at high impedance, the guard can be tied to ground and still provide some protection; see *Figure 9*.




FIGURE 5. Example, using the LMC660, of Guard Ring in P.C. Board Layout




FIGURE 6. Guard Ring Connections: Inverting Amplifier




FIGURE 7. Guard Ring Connections: Non-Inverting Amplifier




FIGURE 8. Guard Ring Connections: Follower




FIGURE 9. Guard Ring Connections: Howland Current Pump

The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See *Figure 10*.





FIGURE 10. Air Wiring
(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.)

Application Hints (Continued)

BIAS CURRENT TESTING

The test method of *Figure 11* is appropriate for bench-testing bias current with reasonable accuracy. To understand its operation, first close switch S2 momentarily. When S2 is opened, then

$$I_{b-} = \frac{dV_{OUT}}{dt} \times C2.$$



00976322

FIGURE 11. Simple Input Bias Current Test Circuit

A suitable capacitor for C2 would be a 5 pF or 10 pF silver mica, NPO ceramic, or air-dielectric. When determining the magnitude of I_{b-} , the leakage of the capacitor and socket must be taken into account. Switch S2 should be left shorted most of the time, or else the dielectric absorption of the capacitor C2 could cause errors.

Similarly, if S1 is shorted momentarily (while leaving S2 shorted)

$$I_{b+} = \frac{dV_{OUT}}{dt} \times (C1 + C_x)$$


where C_x is the stray capacitance at the + input.

Typical Single-Supply Applications

($V^+ = 5.0 V_{DC}$)


Additional single-supply applications ideas can be found in the LM358 datasheet. The LMC662 is pin-for-pin compatible with the LM358 and offers greater bandwidth and input resistance over the LM358. These features will improve the performance of many existing single-supply applications. Note, however, that the supply voltage range of the LM662 is smaller than that of the LM358.

Low-Leakage Sample-and-Hold



00976315

Instrumentation Amplifier



00976307


If $R_1 = R_5$, $R_3 = R_6$, and $R_4 = R_7$; then

$$\frac{V_{OUT}}{V_{IN}} = \frac{R_2 + 2R_1}{R_2} \times \frac{R_4}{R_3}$$

$\therefore A_v \approx 100$ for circuit shown.

For good CMRR over temperature, low drift resistors should be used. Matching of R_3 to R_6 and R_4 to R_7 affects CMRR. Gain may be adjusted through R_2 . CMRR may be adjusted through R_7 .

Sine-Wave Oscillator



00976308


Oscillator frequency is determined by R_1 , R_2 , C_1 , and C_2 :

$$f_{OSC} = 1/2\pi RC$$

where $R = R_1 = R_2$ and $C = C_1 = C_2$.


This circuit, as shown, oscillates at 2.0 kHz with a peak-to-peak output swing of 4.5V

1 Hz Square-Wave Oscillator



00976309

Power Amplifier




00976310

Typical Single-Supply Applications

($V^+ = 5.0 V_{DC}$) (Continued)


10 Hz Bandpass Filter



$f_0 = 10 \text{ Hz}$
 $Q = 2.1$
 Gain = -8.8

00976311


10 Hz High-Pass Filter



$f_c = 10 \text{ Hz}$
 $d = 0.895$
 Gain = 1
 2 dB passband ripple

00976312


**1 Hz Low-Pass Filter
 (Maximally Flat, Dual Supply Only)**



$f_c = 1 \text{ Hz}$
 $d = 1.414$
 Gain = 1.57

00976313

**High Gain Amplifier with
 Offset Voltage Reduction**



Gain = -46.8

Output offset voltage reduced to the level of the input offset voltage of the bottom amplifier (typically 1 mV).

00976314

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Fax: +65-6250 4466
Email: ap.support@nsc.com
Tel: +65-6254 4466

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560