User's Guide

TPSM8D6B24 Power Module Evaluation Module User's Guide

ABSTRACT

This user's guide describes the characteristics, operation, and use of the TPSM8D6B24EVM-2V0 evaluation module (EVM). In addition, the user's guide includes test information, descriptions, and results. A complete schematic diagram, printed circuit board layouts, and bill of materials are also included in this document.

Table of Contents

1 Description ... 3
1.1 Before You Begin ... 3
1.2 Features ... 3
2 Electrical Performance Specifications ... 4
3 Schematic ... 5
4 Test Setup ... 6
4.1 Test and Configuration Software ... 6
4.2 Test Equipment ... 6
4.3 List of Test Points, Jumpers, and Connectors ... 7
4.4 Evaluating Split Rail Input ... 8
5 EVM Configuration Using the Fusion GUI ... 9
5.1 Configuration Procedure ... 9
6 Test Procedure ... 9
6.1 Line and Load Regulation and Efficiency Measurement Procedure ... 9
6.2 Efficiency Measurement Test Points ... 9
6.3 Control Loop Gain and Phase Measurement Procedure ... 10
7 Performance Data and Typical Characteristic Curves ... 11
7.1 Efficiency ... 11
7.2 Load Regulation ... 11
7.3 Line Regulation ... 12
7.4 Transient Response ... 12
7.5 Control Loop Bode Plot ... 12
7.6 Output Ripple ... 13
7.7 Control On ... 13
7.8 Control Off ... 14
7.9 Thermal Image ... 14
8 EVM Assembly Drawing and PCB Layout ... 15
9 Bill of Materials ... 18
10 Using the Fusion GUI ... 21
10.1 Opening the Fusion GUI ... 21
10.2 General Settings ... 22
10.3 Changing ON_OFF_CONFIG ... 23
10.4 Pop-Up for Some Commands While Conversion is Enabled ... 24
10.5 SMBALERT# Mask ... 25
10.6 Device Info ... 26
10.7 Phase Commands ... 27
10.8 All Config ... 28
10.9 Pin Strapping ... 29
10.10 Monitor ... 30
10.11 Status ... 31

Copyright © 2022 Texas Instruments Incorporated

List of Figures

Figure 3-1. TPSM8D6B24EVM-2V0 Schematic 5
Figure 7-1. VOUT_A Efficiency 11
Figure 7-2. VOUT_B Efficiency 11
Figure 7-3. VOUT_A Load Regulation 11
Figure 7-4. VOUT_B Load Regulation 11
Figure 7-5. VOUT_A Line Regulation 12
Figure 7-6. VOUT_B Line Regulation 12
Figure 7-7. VOUT_A Transient Response 12
Figure 7-8. VOUT_B Transient Response 12
Figure 7-9. VOUT_A Bode Plot, 25-A Load 12
Figure 7-10. VOUT_B Bode Plot, 25-A Load 12
Figure 7-11. VOUT_A Output Ripple, No Load 13
Figure 7-12. VOUT_B Output Ripple, No Load 13
Figure 7-13. VOUT_A Output Ripple, 25-A Load 13
Figure 7-14. VOUT_B Output Ripple, 25-A Load 13
Figure 7-15. VOUT_A Start-Up From Control, 25-A CC Load 13
Figure 7-16. VOUT_B Start-Up From Control, 25-A CC Load 13
Figure 7-17. VOUT_A Shutdown From Control, 25-A CC Load 14
Figure 7-18. VOUT_B Shutdown From Control, 25-A CC Load 14
Figure 7-19. Thermal Image 14
Figure 8-1. TPSM8D6B24EVM-2V0 Top Side Component View (Top View) 15
Figure 8-2. TPSM8D6B24EVM-2V0 Bottom Side Component View (Bottom View) 15
Figure 8-3. TPSM8D6B24EVM-2V0 Top Copper (Top View) 15
Figure 8-4. TPSM8D6B24EVM-2V0 Internal Layer 1 (Top View) 15
Figure 8-5. TPSM8D6B24EVM-2V0 Internal Layer 2 (Top View) 16
Figure 8-6. TPSM8D6B24EVM-2V0 Internal Layer 3 (Top View) 16
Figure 8-7. TPSM8D6B24EVM-2V0 Internal Layer 4 (Top View) 16
Figure 8-8. TPSM8D6B24EVM-2V0 Internal Layer 5 (Top View) 16
Figure 8-9. TPSM8D6B24EVM-2V0 Internal Layer 6 (Top View) 17
Figure 8-10. TPSM8D6B24EVM-2V0 Internal Bottom Layer (Top View) 17
Figure 10-1. Select Device Scanning Mode 21
Figure 10-2. General Settings 22
Figure 10-3. Configure – ON_OFF_CONFIG 23
Figure 10-4. Pop-Up When Trying to Change FREQUENCY_SWITCH With Conversion Enabled 24
Figure 10-5. Configure – SMBALERT# Mask 25
Figure 10-6. Configure – Device Info 26
Figure 10-7. Phase Commands 27
Figure 10-8. Configure – All Config 28
Figure 10-9. Configure – Pin Strapping 29
Figure 10-10. Monitor Screen 30
Figure 10-11. Status Screen 31

List of Tables

Table 2-1. TPSM8D6B24EVM-2V0 Electrical Performance Specifications 4
Table 4-1. Test Point Functions 7
Table 4-2. Jumpers 7
Table 4-3. JP3 and JP4 Selections 8
Table 4-4. JP1 and J2 Selections 8
Table 4-5. Connector Functions 8
Table 6-1. Test Points for Efficiency Measurements 9
Table 6-2. List of Test Points for Loop Response Measurements 10
Table 9-1. TPSM8D624EVM-2V0 Bill of Materials 18

Trademarks

PMBus® is a registered trademark of System Management Interface Forum, Inc..
All trademarks are the property of their respective owners.

Copyright © 2022 Texas Instruments Incorporated

1 Description

The TPSM8D6B24 is a configurable dual-output buck converter module. The TPSM8D6B24EVM-2V0 uses a nominal 12-V bus to produce a regulated 1.8-V and 3.32-V output at up to 25 A of load current for each output. The TPSM8D6B24EVM-2V0 demonstrates the dual output capability.

1.1 Before You Begin

The following warnings and cautions are noted for the safety of anyone using or working close to the TPSM8D6B24EVM-2V0. Observe all safety precautions.

Warning The TPSM8D6B24EVM-2V0 circuit module may become hot during operation due to dissipation of heat. Avoid contact with the board. Follow all applicable safety procedures applicable to your laboratory.

Caution Do not leave the EVM powered when unattended.

WARNING

The circuit module has signal traces, components, and component leads on the bottom of the board, which can result in exposed voltages, hot surfaces, or sharp edges. Do not reach under the board during operation.

CAUTION

The circuit module can be damaged by overtemperature. To avoid damage, monitor the temperature during evaluation and provide cooling, as needed, for the system environment.

CAUTION

Some power supplies can be damaged when applying external voltages. If using more than one power supply, check the equipment requirements and use blocking diodes or other isolation techniques, as needed, to prevent damage to the equipment.

CAUTION

The communication interface is not isolated on the EVM. Be sure no ground potential exists between the computer and the EVM. Be aware that the computer is referenced to the battery potential of the EVM.

1.2 Features

- Regulated 1.8-V and 3.32-V output up to 25-A_{DC} output current (each output)
- Convenient test points for probing critical waveforms
- PMBus® connector for easy connection with the TI USB adapter

Copyright © 2022 Texas Instruments Incorporated

2 Electrical Performance Specifications

Table 2-1 lists the electrical performance specifications in room temperature (20°C to 25°C). Characteristics are given for an input voltage of V_{IN} = 12 V, unless otherwise specified.

Table 2-1. TPSM8D6B24EVM-2V0 Electrical Performance Specifications

Parameter	Test Conditions	MIN	TYP	MAX	Unit
Input Characteristics					
Input voltage range, V_{IN}		5	12	16	V
Full load input current	I_{OUTA} = I_{OUTB} = 25 A		11.6		A
	V_{IN} = 5 V, I_{OUTA} = I_{OUTB} = 25 A		27		A
No load input current	I_{OUTA} = I_{OUTB} = 0 A, switching enabled		136		mA
Enable switching threshold	Set by default resistor divider, JP3 and JP4 in UVLO position		3.92		V
Disable switching threshold	Set by default resistor divider, JP3 and JP4 in UVLO position		3.50		V
Output Characteristics					
VOUT_A output voltage, V_{OUTA}			1.8		V
VOUT_B output voltage, V_{OUTB}			3.32		V
VOUT_A output load current, I_{OUTA}		0		25	A
VOUT_B output load current, I_{OUTB}		0		25	A
VOUT_A output voltage regulation	Line regulation: V_{IN} = 5 V to 16 V		0.1%		
	Load regulation: I_{OUTA} = 0 A to 25 A		0.1%		
VOUT_B output voltage regulation	Line regulation: V_{IN} = 5 V to 16 V		0.1%		
	Load regulation: I_{OUTB} = 0 A to 25 A		0.1%		
VOUT_A output overcurrent fault threshold	Programmed by MSEL2		39		A
VOUT_B output overcurrent fault threshold	Programmed by MSEL2		39		A
Systems Characteristics					
Switching frequency	Programmed by MSEL1		550		kHz
Operating case temperature	I_{OUTA} = I_{OUTB} = 25 A, airflow = 200 LFM, 10-minute soak		100		°C

Copyright © 2022 Texas Instruments Incorporated

3 Schematic



Figure 3-1. TPSM8D6B24EVM-2V0 Schematic

Copyright © 2022 Texas Instruments Incorporated

4 Test Setup

4.1 Test and Configuration Software

To change any of the default configuration parameters on the EVM through PMBus, obtain the *TI Fusion Digital Power Designer* software.

4.1.1 Description

The *TI Fusion Digital Power Designer* is the graphical user interface (GUI) used to configure and monitor the Texas Instruments TPSM8D6B24 power converter installed on this evaluation module. The application uses the PMBus protocol to communicate with the controller over serial bus by way of a TI USB adapter described in Section 4.2.6.

4.1.2 Features

Some of the tasks the user can perform with the GUI include:

- Turn on or off the power supply output, either through the hardware control line or the PMBus operation command.
- Monitor real-time data. Items such as input voltage, output voltage, output current, die temperature, and warnings and faults are continuously monitored and displayed by the GUI.
- Configure common operating characteristics such as the following:
  - V_{OUT} trim and margin
  - UVLO
  - Soft-start time
  - Warning and fault thresholds
  - Fault response
  - On and off modes

This software is available for download at http://www.ti.com/tool/fusion_digital_power_designer.

4.2 Test Equipment

4.2.1 Voltage Source

The input voltage source V_{IN} must be a 0-V to 18-V variable DC source capable of supplying a minimum of 8 A_{DC} to support 25-A load with 5-V input (or 27 A_{DC} to support a combined 50-A load). Connect input VIN and GND to T1 (PVIN) and T2/T3 (PGND). If the output voltage of the EVM is increased, the power supply may need to supply more current.

4.2.2 Oscilloscope

An oscilloscope is recommended for measuring output noise and ripple. Output ripple must be measured using a tip-and-barrel method.

4.2.3 Multimeters

TI recommends using two separate multimeters: one meter to measure V_{IN} and the other to measure V_{OUT}.

4.2.4 Output Load

A variable electronic load is recommended for the test setup. To test the full load current this EVM supports, the load must be capable of sinking at least 25 A.

4.2.5 Fan

During prolonged operation at high loads, it can be necessary to provide forced air cooling with a small fan aimed at the EVM. Maintain the surface temperature of the devices on the EVM below their rated temperature.

4.2.6 USB-to-GPIO Interface Adapter

A communications adapter is required between the EVM and the host computer. This EVM is designed to use TI's USB-to-GPIO adapter. Purchase this adapter at http://www.ti.com/tool/usb-to-gpio.

Copyright © 2022 Texas Instruments Incorporated

4.2.7 Recommended Wire Gauge

- Input connection to the VIN and PGND terminal blocks (T1, T2, and T3) — The recommended wire size is AWG #12 with the total length of wire less than two feet (1-foot input, 1-foot return).
- Output load connection to the VOUT_A, VOUT_B, and PGND terminal blocks (T5, T6, T7, and T8) — The minimum recommended wire size is AWG #10 with the total length of wire less than two feet (1-foot output, 1-foot return). A thicker wire gauge can be required to minimize the voltage drop in the wires.

4.3 List of Test Points, Jumpers, and Connectors

Table 4-1 lists the test point functions.

Table 4-1. Test Point Functions

Test Point	Name	Description
TP1	PVIN	PVIN test point
TP2, TP3, TP4, TP10, TP16, TP22, TP27	PGND	PGND test point
TP5	Remote Sense Vout A (+)	VOUT_A remote sense + voltage point
TP6	VOUT_A	VOUT_A sensing test point
TP7	CHA_VoutA	Channel A for VOUT_A small signal loop gain measurements (B/A setup)
TP8	CHB_VoutA	Channel B for VOUT_A small signal loop gain measurements (B/A setup)
TP9	Remote Sense Vout A (–)	VOUT_A remote sense – voltage point
TP11	PGood_A	PGOOD signal of VOUT_A
TP12	VSHARE_A	VSHARE_A measurement point. Sensitive signal
TP13	VSHARE_B	VSHARE_B measurement point. Sensitive signal
TP14	PGood_B	PGOOD signal of VOUT_B
TP15	SYNC	External clock input (SYNC IN) or output to synchronize other devices (SYNC OUT)
TP17	Remote Sense Vout B (+)	VOUT_B remote sense + voltage point
TP18	VOUT_B	VOUT_B sensing test point
TP19	CHA_VoutB	Channel A for VOUT_A small signal loop gain measurements (B/A setup)
TP20	CHB_VoutB	Channel B for VOUT_A small signal loop gain measurements (B/A setup)
TP21	Remote Sense Vout B (–)	VOUT_B remote sense – voltage point
TP23	CNTL	CNTL signal on J2 header
TP24	CLK	CLK signal on J2 header
TP25	SMBALRT	SMBALERT signal on J2 header
TP26	DATA	DATA signal on J2 header

Table 4-2 lists the EVM jumpers.

Table 4-2. Jumpers

Jumper	Name	Description
JP1	AVIN_A	AVIN_A input source selection
JP2	AVIN_B	AVIN_B input source selection
JP3	EN_A	EN_A pin selections
JP4	EN_B	EN_B pin selections
JP5	VDD5_A	External VDD5_A connection
JP6	VDD5_B	External VDD5_B connection
JP7	USB to PVIN	Short to connect PVIN to micro USB connector
JP8	PMBus to AVIN	Short to connect USB-to-GPIO 3.3 V to AVIN

Copyright © 2022 Texas Instruments Incorporated

Table 4-3 lists the options for the EN/UVLO pin selections on JP2 and JP4.

Table 4-3. JP3 and JP4 Selections

Shunt Position	Selection
CNTL_INPUT	PMBus adapter control signal
UVLO	Resistor divider to PVIN
DISABLE	EN/UVLO short to ground

Table 4-4 lists the options for the AVIN pin selections on JP1 and JP2.

Table 4-4. JP1 and J2 Selections

Shunt Position	Selection
AVIN	AVIN pin connected to AVIN input through 10-Ω resistor. Use this selection when testing with a split rail input.
PVIN	AVIN pin connected to PVIN through 10-Ω resistor

Table 4-5 lists the EVM connector functions.

Table 4-5. Connector Functions

Connector	Name	Description
J1	Micro-USB Power	Micro USB connector to power EVM from a 5-V USB source
J2	PMBus	PMBus socket for TI FUSION adapter
T1	PVIN	VIN+ connector
T2, T3	PGND	VIN– connector
T4	AVIN	External AVIN connector
T5	VOUT_A	VOUT+ connector
T6, T8	PGND	VOUT– connector

4.4 Evaluating Split Rail Input

The default configuration of the EVM is for single rail input. Split rail input enables operation with 3.3-V PVIN. For split rail operation, configure the jumpers on the EVM as follows:

1. Move the jumper JP1 and JP2 to AVIN position to disconnect the AVIN pin from the PVIN pins.
2. Apply the AVIN input to T4. 4-V or greater AVIN is required to bring the VDD5 voltage high enough to enable conversion.
3. If operation with 3.3-V PVIN is needed and the CNTL jumpers (JP3 and JP4) are in UVLO position, the resistor divider at the EN/UVLO needs to be changed. Alternately, move the CNTL jumpers to CNTL_INPUT position and use the control signal to enable conversion or use the ON_OFF_CONFIG and OPERATION commands to enable conversion.

Copyright © 2022 Texas Instruments Incorporated

5 EVM Configuration Using the Fusion GUI

The TPSM8D6B24 leaves the factory pre-configured. The factory default settings for the parameters can be found in the data sheet. If configuring the EVM to settings other than the factory defaults, use the software described in Section 4.1. Ensure the input voltage is applied to the EVM prior to launching the software so that the TPSM8D6B24 can respond to the GUI and the GUI can recognize the device. The default configuration for the EVM to stop converting is set by the EN/UVLO resistor divider to a nominal input voltage of 3.5 V, therefore, if it is necessary to avoid any converter activity during configuration, apply an input voltage less than 3.5 V. TI recommends an input voltage of 3.3 V.

5.1 Configuration Procedure

1. Adjust the input supply to provide 3.3 V_{DC}. Current is limited to 1 A.
2. Apply the input voltage to the EVM. See Section 4.2 for connections and test setup.
3. Launch the Fusion GUI software. See the screen shots in Section 10 for more information.
4. Configure the EVM operating parameters as desired.

6 Test Procedure

6.1 Line and Load Regulation and Efficiency Measurement Procedure

1. Set up the EVM as described in Section 4.2 and Section 6.2.
2. Set the electronic load to draw 0 A_{DC}.
3. Increase V_{IN} from 0 V to 12 V using a voltage meter to measure input voltage.
4. Use the other voltage meter to measure output voltage, V_{OUT}.
5. Vary the load from 0 to 25 A_{DC}. V_{OUT} must remain in regulation as defined in Table 2-1.
6. Vary V_{IN} from 5 V to 16 V. V_{OUT} must remain in regulation as defined in Table 2-1.
7. Decrease the load to 0 A.
8. Decrease V_{IN} to 0 V.

6.2 Efficiency Measurement Test Points

To evaluate the efficiency of the power train (device and inductor), it is important to measure the voltages at the correct location, which because otherwise the measurements include losses that are not related to the power train itself. Losses incurred by the voltage drop in the copper traces and in the input and output connectors are not related to the efficiency of the power train, which must not be included in efficiency measurements.

Input current can be measured at any point in the input wires. Output current can be measured anywhere in the output wires of the output being measured.

Table 6-1 shows the measurement points for input voltage and output voltage. VIN and VOUT are measured to calculate the efficiency. Using these measurement points results in efficiency measurements that excluded losses due to the wires and connectors.

Table 6-1. Test Points for Efficiency Measurements

Test Point	Node Name	Description	Comment
VOUT_A			
TP1	PVIN	Input voltage measurement point for VIN+	The pair of test points are connected to the PVIN/PGND pins of U1. The voltage drop between input terminal to the device pins is included for efficiency measurement.
TP3	PGND	Input voltage measurement point for VIN– (GND)	
TP6	VOUT_A	Output voltage measurement point for VOUT+	The pair of test points are connected near the output terminals. The voltage drop from the output point of the inductor to the output terminals is included for efficiency measurement.
TP10	PGND	Output voltage measurement point for VOUT– (GND)	
VOUT_B			
TP1	PVIN	Input voltage measurement point for VIN+	The pair of test points are connected to the PVIN/PGND pins of U1. The voltage drop between input terminal to the device pins is included for efficiency measurement.
TP2	PGND	Input voltage measurement point for VIN– (GND)	

Copyright © 2022 Texas Instruments Incorporated

Table 6-1. Test Points for Efficiency Measurements (continued)

Test Point	Node Name	Description	Comment
TP18	VOUT_B	Output voltage measurement point for VOUT+	The pair of test points are connected near the output terminals. The voltage drop from the output point of the inductor to the output terminals is included for efficiency measurement.
TP22	PGND	Output voltage measurement point for VOUT– (GND)	

6.3 Control Loop Gain and Phase Measurement Procedure

The TPSM8D6B24EVM-2V0 includes a 49.9-Ω series resistor in the feedback loop for V_{OUT}. The resistor is accessible at the test points TP7, TP8, TP19, and TP20 for loop response analysis. Use these test points during loop response measurements as the perturbation injecting points for the loop. See the description in Table 6-2.

Table 6-2. List of Test Points for Loop Response Measurements

Test Point	Node Name	Description	Comment
VOUT_A			
TP7	CHA_VoutA	Input to feedback divider of VOUT_A	The amplitude of the perturbation at this node must be limited to less than 30 mV.
TP8	CHB_VoutA	Resulting output of VOUT_A	Bode can be measured by a network analyzer with a CH_B/CH_A configuration.
VOUT_B			
TP19	CHA_VoutB	Input to feedback divider of VOUT_B	The amplitude of the perturbation at this node must be limited to less than 30 mV.
TP20	CHB_VoutB	Resulting output of VOUT_B	Bode can be measured by a network analyzer with a CH_B/CH_A configuration.

Measure the loop response with the following procedure:

1. Set up the EVM as described in Section 4.2.
2. For VOUT_A, connect the isolation transformer of the network analyzer from TP7 to TP8.
3. Connect the input signal measurement probe to TP7. Connect the output signal measurement probe to TP8.
4. Connect the ground leads of both probe channels to TP3.
5. On the network analyzer, measure the Bode as TP8/TP7 (Out/In).
6. For VOUT_B, connect the isolation transformer of the network analyzer from TP19 to TP20.
7. Connect the input signal measurement probe to TP19. Connect the output signal measurement probe to TP20.
8. Connect the ground leads of both probe channels to TP2.
9. On the network analyzer, measure the Bode as TP20/TP19 (Out/In).

Copyright © 2022 Texas Instruments Incorporated

7 Performance Data and Typical Characteristic Curves

Figure 7-1 through Figure 7-19 present typical performance curves for the TPSM8D6B24EVM-2V0. The input voltage is 12 V and the oscilloscope measurements use 20-MHz bandwidth limiting, unless otherwise noted.

7.1 Efficiency



Figure 7-1. VOUT_A Efficiency



Figure 7-2. VOUT_B Efficiency

7.2 Load Regulation



Figure 7-3. VOUT_A Load Regulation



Figure 7-4. VOUT_B Load Regulation

Copyright © 2022 Texas Instruments Incorporated

7.3 Line Regulation



Figure 7-5. VOUT_A Line Regulation



Figure 7-6. VOUT_B Line Regulation

7.4 Transient Response

Figure 7-7 and Figure 7-8 show the transient response waveform with a 12.5-A to 25-A transient at 1 A/µs.



Figure 7-7. VOUT_A Transient Response



Figure 7-8. VOUT_B Transient Response

7.5 Control Loop Bode Plot



Figure 7-9. VOUT_A Bode Plot, 25-A Load



Figure 7-10. VOUT_B Bode Plot, 25-A Load

Copyright © 2022 Texas Instruments Incorporated

7.6 Output Ripple

Figure 7-11 and Figure 7-14 show the output ripple waveforms at 0-A and 25-A load.



Figure 7-11. VOUT_A Output Ripple, No Load



Figure 7-12. VOUT_B Output Ripple, No Load



Figure 7-13. VOUT_A Output Ripple, 25-A Load



Figure 7-14. VOUT_B Output Ripple, 25-A Load

7.7 Control On

Figure 7-15 and Figure 7-16 illustrate the start-up from control on waveforms at 25-A outputs.



Figure 7-15. VOUT_A Start-Up From Control, 25-A CC Load



Figure 7-16. VOUT_B Start-Up From Control, 25-A CC Load

Copyright © 2022 Texas Instruments Incorporated

7.8 Control Off

Figure 7-17 and Figure 7-18 illustrate the control off waveforms at 25-A outputs.



Figure 7-17. VOUT_A Shutdown From Control, 25-A CC Load



Figure 7-18. VOUT_B Shutdown From Control, 25-A CC Load

7.9 Thermal Image

Figure 7-19 shows the TPSM8D6B24EVM-2V0 thermal image.



V_{IN} = 12 V, I_{OUTA} = 25 A, I_{OUTB} = 25 A, Airflow = 0 LFM

Figure 7-19. Thermal Image

Copyright © 2022 Texas Instruments Incorporated

8 EVM Assembly Drawing and PCB Layout

Figure 8-1 through Figure 8-8 show the design of the TPSM8D6B24EVM-2V0 printed circuit board.



Figure 8-1. TPSM8D6B24EVM-2V0 Top Side Component View (Top View)



Figure 8-2. TPSM8D6B24EVM-2V0 Bottom Side Component View (Bottom View)



Figure 8-3. TPSM8D6B24EVM-2V0 Top Copper (Top View)



Figure 8-4. TPSM8D6B24EVM-2V0 Internal Layer 1 (Top View)

Copyright © 2022 Texas Instruments Incorporated



Figure 8-5. TPSM8D6B24EVM-2V0 Internal Layer 2 (Top View)



Figure 8-6. TPSM8D6B24EVM-2V0 Internal Layer 3 (Top View)



Figure 8-7. TPSM8D6B24EVM-2V0 Internal Layer 4 (Top View)



Figure 8-8. TPSM8D6B24EVM-2V0 Internal Layer 5 (Top View)

Copyright © 2022 Texas Instruments Incorporated



Figure 8-9. TPSM8D6B24EVM-2V0 Internal Layer 6 (Top View)



Figure 8-10. TPSM8D6B24EVM-2V0 Internal Bottom Layer (Top View)

Copyright © 2022 Texas Instruments Incorporated

9 Bill of Materials

Table 9-1 lists the BOM for the TPSM8D6B24EVM-2V0.

Table 9-1. TPSM8D624EVM-2V0 Bill of Materials

Designator	Quantity	Value	Part Number	Manufacturer	Description	Package Reference
!PCB1	1		BSR255	Any	Printed Circuit Board	
C1, C7, C8, C9	4	100 µF	EEE-FC1V101P	Panasonic	CAP, AL, 100 µF, 35 V, ±20%, 0.15 Ω, SMD	SMT Radial G
C2, C3, C4, C5, C10, C11, C12, C13	8	22 µF	GRM32EC81E226KE15L	MuRata	CAP, CERM, 22 µF, 25 V, ±10%, X6S, 1210	1210
C6, C14	2	6800 pF	GRM155R71H682KA88D	MuRata	CAP, CERM, 6800 pF, 50 V, ±10%, X7R, 0402	402
C15, C16, C20, C21, C26, C27, C28, C29, C30, C34, C35, C37, C38, C48, C49, C50, C51, C52, C56, C57, C59, C60, C64, C65, C69, C70	26	47 µF	GRM32ER71A476KE15L	MuRata	CAP, CERM, 47 µF, 10 V, ±10%, X7R, 1210	1210
C23, C42	2	100 pF	8.85012E+11	Wurth Elektronik	CAP, CERM, 100 pF, 50 V, ±10%, X7R, 0402	402
C24, C25, C46, C47	4	10 µF	GRM188Z71A106MA73D	MuRata	CAP, CERM, 10 µF, 10 V, ±20%, X7R, 0603	603
C39, C40, C61, C62	4	470 µF	6TPF470MAH	Panasonic	CAP, Tantalum Polymer, 470 µF, 6.3 V, ±20%, 0.01 Ω, 7343-40 SMD	7343-40
C41, C43	2	0.1 µF	C0603C104K5RACTU	Kemet	CAP, CERM, 0.1 µF, 50 V, ±10%, X7R, 0603	603
D1, D2	2	30 V	MBR230LSFT1G	ON Semiconductor	Diode, Schottky, 30 V, 2 A, AEC-Q101, SOD-123FL	SOD-123FL
H3, H4, H5, H6	4		SJ-5303 (CLEAR)	3M	Bumpon, Hemisphere, 0.44 × 0.20, Clear	Transparent Bumpon
J1	1		1981568-1	TE Connectivity	Connector, Receptacle, Micro-USB Type B, R/A, Bottom Mount SMT	MICRO USB CONN, R/A
J2	1		5103308-1	TE Connectivity	Header (shrouded), 100 mil, 5 × 2, Gold, TH	5 × 2 Shrouded header
JP1, JP2	2		PBC03SAAN	Sullins Connector Solutions	Header, 100 mil, 3 × 1, Gold, TH	PBC03SAAN
JP3, JP4	2		PBC03DAAN	Sullins Connector Solutions	Header, 100 mil, 3 × 2, Gold, TH	Sullins 100 mil, 2 × 3, 230 mil above insulator
JP5, JP6	2		61300211121	Wurth Elektronik	Header, 2.54 mm, 2 × 1, Gold, TH	Header, 2.54 mm, 2 × 1, TH

Copyright © 2022 Texas Instruments Incorporated

Table 9-1. TPSM8D624EVM-2V0 Bill of Materials (continued)

Designator	Quantity	Value	Part Number	Manufacturer	Description	Package Reference
JP7, JP8	2		5-146278-2	TE Connectivity	Header, 100 mil, 2 × 1, Tin, TH	Header, 2 × 1, 100 mil, TH
LBL1	1		THT-14-423-10	Brady	Thermal Transfer Printable Labels, 0.650" W × 0.200" H - 10,000 per roll	PCB Label 0.650 × 0.200 inch
LED1	1	Green	150060GS75000	Wurth Elektronik	LED, Green, SMD	LED_0603
R1, R3	2	10	CRCW060310R0JNEA	Vishay-Dale	RES, 10, 5%, 0.1 W, AEC-Q200 Grade 0, 0603	603
R2, R6	2	30.1 k	RC0603FR-0730K1L	Yageo	RES, 30.1 k, 1%, 0.1 W, 0603	603
R4, R8	2	11.0 k	RC0603FR-0711KL	Yageo	RES, 11.0 k, 1%, 0.1 W, 0603	603
R7, R14, R36, R41	4	10	CRCW040210R0FKED	Vishay-Dale	RES, 10.0, 1%, 0.063 W, 0402	402
R9, R10, R12, R13, R37, R38, R39, R40	8	49.9	ERJ-2RKF49R9X	Panasonic	RES, 49.9, 1%, 0.1 W, AEC-Q200 Grade 0, 0402	402
R16, R22	2	4.64 k	RC0603FR-074K64L	Yageo	RES, 4.64 k, 1%, 0.1 W, 0603	603
R19, R20, R21, R32	4	0	ERJ-3GEY0R00V	Panasonic	RES, 0, 5%, 0.1 W, AEC-Q200 Grade 0, 0603	603
R23	1	10.0 k	RCG060310K0FKEA	Vishay Draloric	RES, 10.0 k, 1%, 0.1 W, 0603	603
R24, R35	2	14.7 k	RC0603FR-0714K7L	Yageo	RES, 14.7 k, 1%, 0.1 W, 0603	603
R25, R31	2	10.0 k	RC0603FR-0710KL	Yageo	RES, 10.0 k, 1%, 0.1 W, 0603	603
R28	1	12.1 k	CRCW060312K1FKEA	Vishay-Dale	RES, 12.1 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	603
R29, R34	2	26.1 k	CRCW060326K1FKEA	Vishay-Dale	RES, 26.1 k, 1%, 0.1 W, 0603	603
R33	1	21.5 k	RC0603FR-0721K5L	Yageo	RES, 21.5 k, 1%, 0.1 W, 0603	603
R42	1	1.00 k	CRCW06031K00FKEA	Vishay-Dale	RES, 1.00 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	603
SH-JP1, SH-JP2, SH-JP3, SH-JP4	4	1 × 2	SNT-100-BK-G	Samtec	Shunt, 100 mil, Gold plated, Black	Shunt
SMB1, SMB2	2		SMBR004D00	JAE Electronics	Connector, Receptacle, 50 Ω, TH	SMB Connector
T1, T2, T3, T5, T6, T7, T8	7		282856-2	TE Connectivity	Therminal Block, 5 mm, 2-pole, Tin, TH	TH, 2-Leads, Body 10 × 10 mm, 5-mm pitch
T4	1		ED555/2DS	On-Shore Technology	Terminal Block, 3.5-mm pitch, 2 × 1, TH	7.0 × 8.2 × 6.5 mm
TP1, TP6, TP18	3		5010	Keystone	Test Point, Multipurpose, Red, TH	Red Multipurpose Testpoint
TP2, TP3, TP4, TP10, TP16, TP22, TP27	7		5011	Keystone	Test Point, Multipurpose, Black, TH	Black Multipurpose Testpoint

Copyright © 2022 Texas Instruments Incorporated

Table 9-1. TPSM8D624EVM-2V0 Bill of Materials (continued)

Designator	Quantity	Value	Part Number	Manufacturer	Description	Package Reference
TP5, TP7, TP8, TP9, TP11, TP12, TP13, TP14, TP15, TP17, TP19, TP20, TP21, TP23, TP24, TP25, TP26	17		5012	Keystone	Test Point, Multipurpose, White, TH	White Multipurpose Testpoint
U1	1		TPSM8D6B24MOWR	Texas Instruments	2.95-V to 16-V, Dual 25-A, 2× Stackable, PMBus Power Module	QFM59
C17, C18, C19, C22, C31, C32, C33, C36, C53, C54, C55, C58, C63, C66, C67, C68	0	47 µF	GRM32ER71A476KE15L	MuRata	CAP, CERM, 47 µF, 10 V, ±10%, X7R, 1210	1210
C44, C45, C71, C72	0	0.022 µF	GRM155R71H223KA12D	MuRata	CAP, CERM, 0.022 µF, 50 V, ±10%, X7R, 0402	402
FID1, FID2, FID3, FID4, FID5, FID6	0		N/A	N/A	Fiducial mark. There is nothing to buy or mount.	N/A
R5, R11	0	10.0 k	ERJ-2RKF1002X	Panasonic	RES, 10.0 k, 1%, 0.1 W, 0402	402
R15, R17, R27	0	10.0 k	RCG060310K0FKEA	Vishay Draloric	RES, 10.0 k, 1%, 0.1 W, 0603	603
R18, R30	0	53.6 k	CRCW060353K6FKEA	Vishay-Dale	RES, 53.6 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603	603
R26	0	0	ERJ-3GEY0R00V	Panasonic	RES, 0, 5%, 0.1 W, AEC-Q200 Grade 0, 0603	603

Copyright © 2022 Texas Instruments Incorporated

10 Using the Fusion GUI

10.1 Opening the Fusion GUI

The Fusion GUI includes *IC_DEVICE_ID* in scanning mode to find TPSM8D6B24. The EVM needs power to be recognized by the Fusion GUI. See Section 5 for the recommended procedure.



Figure 10-1. Select Device Scanning Mode

Copyright © 2022 Texas Instruments Incorporated

10.2 General Settings

Figure 10-2 shows the *General Settings* that can be used to configure the following:

- V_{OUT} settings, power-good limits, and margin voltages
- OC fault, OC warn, and fault response
- OT fault, OT warn (die temperature), and fault response
- V_{IN} on and off UVLO
- On and off configurations
- Soft start (output rise time), other turn-on timing and turn-off timing
- Switching frequency
- Compensation

After clicking *Write to Hardware* to make changes to one or more configurable parameters, the changes can be committed to nonvolatile memory by clicking *Store Config to NVM*. This action prompts a pop-up, and if confirmed, the changes are committed to nonvolatile memory to store all the modifications in nonvolatile memory.

Both the loop controller device and the loop follower device are tied to same bus interface. In a two-phase stacking system, the loop controller device receives and responds to all PMBus communication and loop follower devices do not need to be connected to the PMBus. If the controller receives commands that require updates to the PMBus registers of the follower, the controller relays these commands to the followers. All commands on this tab are for PHASE = 0xFF.



Figure 10-2. General Settings

Copyright © 2022 Texas Instruments Incorporated

10.3 Changing ON_OFF_CONFIG

Changing the *On/Off Config* prompts a pop-up window with details of the options shown in Figure 10-3. This pop-up provides multiple options on what turns on and off power conversion. By default, the TPSM8D6B24 is configured to *CONTROL Pin Only*, which is the EN/UVLO pin.



Figure 10-3. Configure – ON_OFF_CONFIG

Copyright © 2022 Texas Instruments Incorporated

10.4 Pop-Up for Some Commands While Conversion is Enabled

Some commands cause a pop-up like the one shown in Figure 10-4 when trying to change them while conversion is enabled. The settings in the GUI that cause this pop-up include *FREQUENCY_SWITCH*, *USER_DATA_01 (Compensation)*, *Vout Mode*, and *Vout Scale Loop*. To change these settings to a new value, click on *Stop Power Conversion*, then *Close and continue*. The GUI automatically disables conversion, writes the new value, and enables conversion again.



Figure 10-4. Pop-Up When Trying to Change FREQUENCY_SWITCH With Conversion Enabled

Copyright © 2022 Texas Instruments Incorporated

10.5 SMBALERT# Mask

The sources of SMBALERT that can be masked are found and configured on the *SMBALERT# Mask* tab (see Figure 10-5).



Figure 10-5. Configure – SMBALERT# Mask

Copyright © 2022 Texas Instruments Incorporated

10.6 Device Info

The following are found on the *Device Info* tab (see Figure 10-6):

- Device information
- Write protection options
- Configuration of *Vout Scale Loop*, *Vout Transition Rate*, and *Iout Cal Offset*



Figure 10-6. Configure – Device Info

Copyright © 2022 Texas Instruments Incorporated

10.7 Phase Commands

Use the *Phase Command* tab (Figure 10-7) to calibrate the IOUT and temperature of each phase.



Figure 10-7. Phase Commands

Copyright © 2022 Texas Instruments Incorporated

10.8 All Config

Use the *All Config* tab (Figure 10-8) to configure all of the configurable parameters, which also shows other details like Hex encoding.



Figure 10-8. Configure – All Config

Copyright © 2022 Texas Instruments Incorporated

10.9 Pin Strapping

Use the *Pin Strapping* tab (Figure 10-8) to aid in selection of external pin strapping resistors used to program some of the PMBus commands at power up. The *EEPROM Value* column shows the values currently configured to the related PMBus commands.



Figure 10-9. Configure – Pin Strapping

Copyright © 2022 Texas Instruments Incorporated

10.10 Monitor

When the *Monitor* screen (Figure 10-10) is selected, the screen changes to display real-time data of the parameters that are measured by the device. This screen provides access to:

- Graphs of *Vout*, *Iout*, *Vin*, *Pout*, and *Temperature*
- *Start and Stop Polling*, which turns ON or OFF the real-time display of data
- Quick access to *On/Off Config*
- Control pin activation and *OPERATION* command
- Margin control
- Clear Fault: Selecting ***Clear Faults*** clears any prior fault flags.

With two devices stacked together, the *Iout* reading is the total load supported by both devices. *Iout* also shows the current in each phase.



Figure 10-10. Monitor Screen

Copyright © 2022 Texas Instruments Incorporated

10.11 Status

Selecting *Status* screen from lower left corner (Figure 10-11) shows the status of the device.



Figure 10-11. Status Screen

Copyright © 2022 Texas Instruments Incorporated

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated