

*User's Guide SBOU162A–March 2017–Revised May 2017*

# *DIYAMP-SOIC-EVM*



This user's guide contains support documentation for the DIYAMP-SOIC evaluation module (EVM). Included is a description of how to set up and configure the EVM, printed circuit board (PCB) layout, schematic, and bill of materials (BOM) of the DIYAMP-SOIC-EVM.

#### **Contents**



#### **List of Figures**









#### **List of Tables**



# **Trademarks**

FilterPro, TINA-TI are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.



[www.ti.com](http://www.ti.com) *Introduction*

### <span id="page-2-0"></span>**1 Introduction**

The DIYAMP-SOIC-EVM is an EVM developed to give users the ability to easily evaluate their design concepts. This break-apart EVM has several popular op-amp configurations including: amplifiers, filters, and stability compensation configurations for both single and dual supply. The EVM is designed for 0805 and 0603 package size surface mount components enabling easy prototyping. This board gives the user the ability to build anything from a simple amplifier to complex signal chains by combining different configurations.

For more information about power supply voltages and input/output limitations, consult [TI Precision Labs –](https://training.ti.com/ti-precision-labs-op-amps) [Op Amps](https://training.ti.com/ti-precision-labs-op-amps) videos.

# <span id="page-2-1"></span>*1.1 DIYAMP-SOIC-EVM Kit Contents*

[Table 1](#page-2-1) details the contents included in the DIYAMP-SOIC-EVM kit.

**Table 1. DIYAMP-SOIC-EVM Kit Contents**

Item	<b>Description</b>	Quantity
DIYAMP-SOIC-EVM	<b>PCB</b>	
Header Strip	100 mil (2.54 mm) spacing, 32 position, through hole	

# *1.2 EVM Features*

This EVM supports the following features:

- Multiple circuit configurations
- Dual- and single-supply configurations
- Breadboard compatible
- Schematic provided in silk screen on the PCB
- Multiple connector options for input and output connections: SMA, test point, and wires.

# <span id="page-2-2"></span>*1.3 List of Circuits on the EVM*

- Single-supply multiple feedback (MFB) filter
- Single-supply Sallen-Key filter
- Single-supply non-inverting amplifier
- Single-supply inverting amplifier
- Difference amplifier
- Dual-supply multiple feedback (MFB) filter
- Dual-supply Sallen-Key filter
- $R_{iso}$  with dual feedback
- Non-Inverting Comparator
- Inverting Comparator
- Dual-supply non-inverting amplifier
- Dual-supply inverting amplifier



### <span id="page-3-0"></span>**2 Hardware Setup**

Assembly of the DIYAMP-SOIC-EVM involves identifying and breaking out the desired circuit configuration from the EVM, soldering components, header pins, and inputs and outputs connections. This section presents the details of these procedures.

#### <span id="page-3-3"></span>*2.1 EVM Circuit Locations*

[Figure 1](#page-3-1) and [Table 2](#page-3-2) map the location of each circuit configuration on the EVM. [Figure 1](#page-3-1) labels each circuit configuration with a letter ranging from A to L. [Table 2](#page-3-2) matches the circuit configuration to a letter in [Figure 1](#page-3-1) and also provides the name of each individual circuit written in silk screen on the EVM.



**Figure 1. Location of Circuit Configurations**

<span id="page-3-2"></span><span id="page-3-1"></span>

#### **Table 2. Location of Circuit Legend**



#### [www.ti.com](http://www.ti.com) *Hardware Setup*

# *2.2 EVM Assembly Instructions*

This section has step-by-step instructions on how to assemble a circuit configuration from the EVM.

- Step 1. Choose the desired circuit configuration. See [Section 2.1](#page-3-3) for the location of each circuit configuration.
- Step 2. Gently flex the PCB panel at the score lines to separate the desired circuit configuration from the EVM.



**Figure 2. Detach Desired Circuit Configuration**

<span id="page-4-0"></span>Step 3. Solder device and surface mount passive components to the separated PCB.



# **Figure 3. Detach Configuration With Attached IC and Passive Components**

<span id="page-4-1"></span>Step 4. Use long-nose pliers to break header strips, provided in the EVM kit, into 4-position lengths.



<span id="page-4-2"></span>**Figure 4. Terminal Strip (TS-132-G-AA) Broken Into 4-Pin Lengths**

- 
- Step 5. Insert header strips into a spare DIP socket as shown in [Figure 5](#page-5-0).



#### **Figure 5. 4-Pin Length Terminal Strips Inserted in DIP Socket**

<span id="page-5-0"></span>Step 6. Position separated PCB over pins and solder the connections. Carefully remove from the DIP socket.



#### **Figure 6. Detached Board Configuration Position Over Terminal Pins**

<span id="page-5-2"></span><span id="page-5-1"></span>Step 7. Attach SMA connectors, test points, or wires to the input and output of the separated PCB.



**Figure 7. Fully-Assembled Circuit Configuration From DIYAMP-SOIC-EVM**



# <span id="page-6-0"></span>**3 Schematic and PCB Layout**

This section provides the schematic and PCB layout of each circuit configuration provided on the EVM.

### *3.1 Schematic PCB Drawing*

Each circuit board has a silk screen of its schematic for easy reference.



**Figure 8. Silk Screen Circuit Schematic**

# <span id="page-6-1"></span>*3.2 Single-Supply, Multiple Feedback Filter*

[Figure 9](#page-6-2) shows the schematic for the single-supply, multiple feedback (MFB) filter circuit configuration.



**Figure 9. Single-Supply, Multiple Feedback Filter Schematic**

<span id="page-6-2"></span>The MFB topology (sometimes called infinite gain or Rauch) is often preferred, due to low sensitivity to component variations. The MFB topology creates an inverting second-order stage. This inversion may, or may not, be a concern in the filter application.



#### *Schematic and PCB Layout* [www.ti.com](http://www.ti.com)

The single-supply, MFB filter circuit can be configured as a low-pass filter, high-pass filter, or band-pass filter based on the component selection of Z1 through Z5. [Table 3](#page-7-2) displays the type of passive component that should be chosen for Z1 through Z5 for each filter configuration.

<span id="page-7-2"></span>



For additional guidance in designing a filter, download [FilterPro™](http://www.ti.com/tool/filterpro&DCMP=hpa_tools&HQS=Tools+PR+filterpro-pr) active filter design software.

Capacitor C2 provides the option to filter noise that may be introduced from the Vref input. calculates the cutoff frequency due to C2.

$$
f_{c\_Vref} = \frac{1}{2\pi \times R_1 / R_2 \times C_2}
$$

(1)

The PCB layout of the top layer of the single-supply, MFB filter configuration is displayed in [Figure 10](#page-7-0).



**Figure 10. Single-Supply, MFB Filter Top Layer**

<span id="page-7-1"></span><span id="page-7-0"></span>The PCB layout of the bottom layer of the single-supply, MFB filter configuration is displayed in [Figure 11](#page-7-1).



**Figure 11. Single-Supply, MFB Filter Bottom Layer**



# *3.3 Single-Supply, Sallen-Key Filter*

[Figure 12](#page-8-0) shows the schematic for the single-supply, Sallen-Key filter circuit configuration.



**Figure 12. Single-Supply, Sallen-Key Filter Schematic**

<span id="page-8-0"></span>Sallen-Key is one of the most commonly applied active filter topologies. The Sallen-Key is a non-inverting, voltage-controlled, voltage-source (VCVS) able to attain larger Qs with a stable response than other filter topologies. Because Sallen-Key is non-inverting, it might be preferable over the MFB topology.

The single-supply, Sallen-Key filter can be configured as a low-pass filter, high-pass filter, or band-pass filter based on the component selection of Z1 through Z5. [Table 4](#page-8-2) displays the type of passive component that should be chosen for Z1 through Z5 for each filter configuration.

<span id="page-8-2"></span>

#### **Table 4. Sallen-Key Filter Component Type Selection**

For additional guidance in designing a filter, download the [FilterPro](http://www.ti.com/tool/filterpro&DCMP=hpa_tools&HQS=Tools+PR+filterpro-pr) active filter design software.

<span id="page-8-1"></span>The PCB layout of the top layer of the single-supply, Sallen-Key filter circuit configuration is displayed in [Figure 13](#page-8-1).



**Figure 13. Single-Supply, Sallen-Key Filter Top Layer**

The PCB layout of the bottom layer of the single-supply, Sallen-Key filter configuration is displayed in [Figure 14](#page-9-0).



**Figure 14. Single-Supply, Sallen-Key Filter Bottom Layer**

### <span id="page-9-0"></span>*3.4 Single-Supply, Non-Inverting Amplifier*

[Figure 15](#page-9-1) shows the schematic for the single-supply, non-inverting amplifier circuit configuration.



**Figure 15. Single-Supply, Non-Inverting Amplifier Schematic**

<span id="page-9-1"></span>The non-inverting op-amp configuration takes an input signal that is applied directly to the high impedance, non-inverting input terminal and outputs a signal that is the same polarity as the input signal. The load resistance for this topology is the sum of R1 and R2. The values of the resistors in the feedback network will determine the amount of gain to amplify the input signal.

There are multiple ways to configure the single-supply, non-inverting amplifier. The following cases show three primary use case configurations for this circuit.



#### **Case 1: Standard non-inverting circuit**

This circuit board can be configured into a standard non-inverting circuit by shorting C3 and C4 with a 0- $\Omega$ resistor and leaving R3 and R4 unpopulated.

<span id="page-10-0"></span>[Equation 2](#page-10-0) displays the transfer function for the standard single-supply, non-inverting amplifier circuit configuration.

$$
V_{\text{out}} = \left(1 + \frac{R_1}{R_2}\right) V_{\text{in}}
$$

where

- C3 is shorted with a 0- $\Omega$  resistor
- C4 is shorted with a 0- $\Omega$  resistor
- R3 is unpopulated
- R4 is unpopulated (2)

<span id="page-10-1"></span>Capacitor C2 provides the option to filter the output. The cutoff frequency of the filter can be calculated using [Equation 3.](#page-10-1)

$$
f_{\rm c} = \frac{1}{2\pi \times R_1 \times C_2} \tag{3}
$$

#### **Case 2: AC coupled, single-supply, non-inverting circuit**

This circuit board can be configured into an AC coupled non-inverting circuit by populating C3 and C4 with capacitors and populating R3 or R4 with resistors. R3 and R4 are used to set the DC output in the following two ways:

**Option 1:** VREF is directly applied to the input IN+

- R3 is populated with the desired biasing resistor
- R4 is unpopulated

**Option 2:** VREF is divided down and applied to the input IN+

<span id="page-10-2"></span>• R3 and R4 are populated with resistors, see [Equation 4](#page-10-2)

$$
V_{IN+} = \left(\frac{R_4}{R_3 + R_4}\right) V_{ref} \tag{4}
$$

<span id="page-10-3"></span>The AC response of the input signal is high-passed through  $C4$ ,  $R3 + R4$ . The op-amp noise-gain is unitygain until the gain begins to rise at the zero frequency defined in [Equation 5](#page-10-3).

$$
F_{\text{ZERO}} = \frac{1}{2\pi \times C_3 \left(R_1 + R_2\right)}\tag{5}
$$

<span id="page-10-4"></span>The gain flattens off to the same gain defined in [Equation 2](#page-10-0) at the frequency defined in [Equation 6](#page-10-4).

$$
F_{\text{pole}} = \frac{1}{2\pi \times C_3 \times R_2} \tag{6}
$$

For more information on the AC coupled non-inverting circuit, see [e2e.ti.com](https://e2e.ti.com/blogs_/b/analogwire/archive/2016/09/20/three-ways-to-scale-an-analog-input-signal).

#### **Case 3: Non-inverting signal scaling circuit**

This circuit board can be configured into a non-inverting signal scaling circuit by shorting C3 with a  $0-\Omega$ resistor and populating C4 with a resistor. This forms a 3-resistor divider with R3 and R4 on the input to scale or shift the input signal level. The op amp is typically configured as a unity-gain buffer.

Step 1. Choose a value for the resistor installed in place of C4

Step 2. Compute R3

$$
R_3 = \frac{\left(1 + \frac{R_1}{R_2}\right)C_4 \times V_{ref}}{V_{offset}}
$$

(7)



*Schematic and PCB Layout* [www.ti.com](http://www.ti.com)

Step 3. Compute R2

$$
R_2 = \frac{-V_{offset} \times C_4 \times R_3}{V_{offset} \times R_3 + V_{offset} \times C_4 - V_{ref} \times C_4}
$$

For more information on the AC coupled non-inverting circuit, see [e2e.ti.com](https://e2e.ti.com/blogs_/b/analogwire/archive/2016/09/20/three-ways-to-scale-an-analog-input-signal).

The PCB layout of the top layer of the single-supply, non-inverting circuit configuration is displayed in [Figure 16](#page-11-0).



**Figure 16. Single-Supply, Non-Inverting Amplifier Top Layer**

<span id="page-11-0"></span>The PCB layout of the bottom layer of the single-supply, non-inverting circuit configuration is displayed in [Figure 17](#page-11-1).



**Figure 17. Single-Supply, Non-Inverting Amplifier Bottom Layer**

# <span id="page-11-1"></span>*3.5 Single-Supply, Inverting Amplifier*

[Figure 18](#page-11-2) shows the schematic for the single-supply, inverting amplifier circuit configuration.



<span id="page-11-2"></span>**Figure 18. Single-Supply, Inverting Amplifier Schematic**

$$
^{(8)}
$$



The inverting op-amp configuration takes an input signal that is applied directly to the inverting input terminal and outputs a signal that is the opposite polarity as the input signal. The benefit of this topology is that it avoids common mode limitations. The load resistance for this topology is equal to R2. The values of the resistors in the feedback network will determine the amount of gain to amplify the input signal.

The single-supply, inverting amplifier circuit provides the option to AC couple the input, filter the output, and bias the output of the amplifier to a desired value.

<span id="page-12-1"></span>[Equation 9](#page-12-1) displays the dc transfer function of the single-supply, inverting amplifier circuit configuration.

$$
V_{out} = \left(-\frac{R_1}{R_2}\right)V_{in} + \left(1 + \frac{R_1}{R_2}\right)\left(\frac{R_4}{R_3 + R_4}\right)V_{ref}
$$

where

• C3 is shorted with a 0-Ω resistor (9)

<span id="page-12-2"></span>Capacitor C3 provides the option to AC couple the input of the single-supply, inverting amplifier by creating a high-pass filter. [Equation 10](#page-12-2) displays the dc transfer function of the single-supply, inverting amplifier circuit configuration.

$$
V_{out} = \left(\frac{R_4}{R_3 + R_4}\right) V_{ref}
$$

where

Find input is AC coupled with C3 (10) The input is AC coupled with C3

<span id="page-12-3"></span>The cutoff frequency of the high-pass filter can be calculated using [Equation 11.](#page-12-3)

$$
f_{\rm c\_{highpass}} = \frac{1}{2\pi \times C_3 \times R_2}
$$
\n(11)

<span id="page-12-4"></span>[Equation 12](#page-12-4) displays the transfer function when the frequency of the input signal is above the cutoff frequency calculated in [Equation 11](#page-12-3).

$$
V_{out} = \left(-\frac{R_1}{R_2}\right)V_{in} + \left(\frac{R_4}{R_3 + R_4}\right)V_{ref}
$$
\n(12)

<span id="page-12-5"></span>Capacitor C2 filters noise that may be introduced from the Vref input. [Equation 13](#page-12-5) calculates the cutoff frequency due to C2.

$$
f_{c\_Vref} = \frac{1}{2\pi \times R_3 / R_4 \times C_2}
$$
 (13)

<span id="page-12-6"></span>Capacitor C4 provides the option to filter the output. The cutoff frequency of the filter can be calculated using [Equation 14](#page-12-6).

$$
f_{\rm c\_Vout} = \frac{1}{2\pi \times R_1 \times C_4}
$$
 (14)

The PCB layout of the top layer of the single-supply, inverting amplifier circuit configuration is displayed in [Figure 19](#page-12-0).



<span id="page-12-0"></span>**Figure 19. Single-Supply, Inverting Amplifier Top Layer**



#### *Schematic and PCB Layout* [www.ti.com](http://www.ti.com)

The PCB layout of the bottom layer of the single-supply, inverting amplifier circuit configuration is displayed in [Figure 20](#page-13-0).



**Figure 20. Single-Supply, Inverting Amplifier Bottom Layer**

#### <span id="page-13-0"></span>*3.6 Difference Amplifier*

[Figure 21](#page-13-1) shows the schematic for the difference amplifier circuit configuration.



**Figure 21. Difference Amplifier Schematic**

<span id="page-13-1"></span>The difference amplifier utilizes both inverting and non-inverting inputs and produces an output that is equal to the difference between the inputs. The gain of the difference amplifier is dependent on the ratio of the resistor values selected.

<span id="page-13-2"></span>[Equation 15](#page-13-2) displays the transfer function of the difference amplifier circuit configuration.

$$
V_{out} = \left(\frac{R_4}{R_3 + R_4}\right) \left(1 + \frac{R_1}{R_2}\right) V_{IN+} + \left(\frac{R_3}{R_3 + R_4}\right) \left(1 + \frac{R_1}{R_2}\right) V_{ref} + \frac{R_1}{R_2} V_{IN-} \tag{15}
$$

<span id="page-13-3"></span>If  $R_1 = R_4$  and  $R_2 = R_3$ , [Equation 15](#page-13-2) can be simplified to [Equation 16.](#page-13-3)

$$
V_{\text{out}} = \frac{R_1}{R_2} (V_{\text{IN+}} - V_{\text{IN-}}) + V_{\text{ref}}
$$
(16)



<span id="page-14-2"></span>

(17)

Capacitors C1 and C4 provide the option to filter the output of the amplifier. The cutoff frequency of the filter can be calculated using [Equation 17.](#page-14-2)

$$
f_{\rm c} = \frac{1}{2\pi \times R_1 \times C_1}
$$

where

• 
$$
R_1 = R_4
$$
,  $R_2 = R_3$ , and  $C_1 = C_4$ 

The PCB layout of the top layer of the difference amplifier circuit configuration is displayed in [Figure 22](#page-14-0).



**Figure 22. Difference Amplifier Top Layer**

<span id="page-14-1"></span><span id="page-14-0"></span>The PCB layout of the bottom layer of the difference amplifier circuit configuration is displayed in [Figure 23](#page-14-1).



**Figure 23. Difference Amplifier Bottom Layer**

#### *3.7 Dual-Supply, Multiple Feedback Filter*

[Figure 24](#page-15-0) shows the schematic for the dual-supply, multiple feedback filter circuit configuration.



#### **Figure 24. Dual-Supply, Multiple Feedback Filter Schematic**

<span id="page-15-0"></span>The MFB topology (sometimes called infinite gain or Rauch) is often preferred due to low sensitivity to component variations. The MFB topology creates an inverting second-order stage. This inversion may, or may not, be a concern in the filter application.

The dual-supply, MFB filter circuit can be configured as a low-pass filter, high-pass filter, or band-pass filter based on the component selection of Z1 through Z5. [Table 5](#page-15-2) displays the type of passive component that should be chosen for Z1 through Z5 for each filter configuration.

<span id="page-15-2"></span>

Pass-Band <b>Filter Type</b>	Type of Component (Z1)	Type of Component (Z2)	Type of Component (Z3)	Type of Component (Z4)	Type of Component (Z5)
Low Pass	R1	C2	R <sub>3</sub>	R <sub>4</sub>	C <sub>5</sub>
High Pass	C1	R <sub>2</sub>	CЗ	C4	R <sub>5</sub>
<b>Band Pass</b>	R1	R <sub>2</sub>	CЗ	C4	R <sub>5</sub>

**Table 5. MFB Filter Type Component Selection**

For additional guidance in designing a filter, download the [FilterPro](http://www.ti.com/tool/filterpro&DCMP=hpa_tools&HQS=Tools+PR+filterpro-pr) active filter design software.

<span id="page-15-1"></span>The PCB layout of the top layer of the dual-supply, multiple feedback filter circuit configuration is displayed in [Figure 25](#page-15-1).



**Figure 25. Dual-Supply, Multiple Feedback Filter Top Layer**



The PCB layout of the bottom layer of the dual-supply, multiple feedback filter circuit configuration is displayed in [Figure 26](#page-16-0).



**Figure 26. Dual-Supply, Multiple Feedback Bottom Layer**

# <span id="page-16-0"></span>*3.8 Dual-Supply, Sallen-Key Filter*

[Figure 27](#page-16-1) shows the schematic for the dual-supply, Sallen-Key Filter circuit configuration.



**Figure 27. Dual-Supply, Sallen-Key Filter Schematic**

<span id="page-16-1"></span>Sallen-Key is one of the most commonly applied active filter topologies. The Sallen-Key is a non-inverting, voltage-controlled, voltage-source (VCVS) able to attain larger Qs with a stable response than other filter topologies. Because Sallen-Key is non-inverting, it might be preferable over the MFB topology.

For this EVM, the Sallen-key filter can be configured for unity-gain by populating R1 with a short and leaving R2 open. Gain can be added by adding the appropriate resistors to R2 and R1 as explained in FilterPro.



*Schematic and PCB Layout* [www.ti.com](http://www.ti.com)

The dual-supply, Sallen-Key filter can be configured as a low-pass filter, high-pass filter, or band-pass filter based on the component selection of Z1 through Z5. [Table 6](#page-17-2) displays the type of passive component that should be chosen for Z1 through Z5 for each filter configuration.

<span id="page-17-2"></span>



For additional guidance in designing a filter, download the [FilterPro](http://www.ti.com/tool/filterpro&DCMP=hpa_tools&HQS=Tools+PR+filterpro-pr) active filter design software.

The PCB layout of the top layer of the dual-supply, Sallen-Key filter circuit configuration is displayed in [Figure 28](#page-17-0).



**Figure 28. Dual-Supply, Sallen-Key Top Layer**

<span id="page-17-1"></span><span id="page-17-0"></span>The PCB layout of the bottom layer of the dual-supply, Sallen-Key filter circuit configuration is displayed in [Figure 29](#page-17-1).



**Figure 29. Dual-Supply, Sallen-Key Bottom Layer**



#### *3.9 Inverting Comparator*

[Figure 30](#page-18-0) shows the schematic for the inverting comparator circuit configuration.



**Figure 30. Inverting Comparator Schematic**

<span id="page-18-0"></span>It is important to note that this circuit layout is meant for SOIC package op amps or push-pull output type comparators. This configuration uses a voltage divider R1 and R2 to set up the threshold voltage when no hysteresis is added. The comparator will compare the input signal (Vin) to the threshold voltage (Vth).

$$
V_{th}=\left(\frac{R_2}{R_1+R_2}\right)V_{ref}
$$

where

• R3 is unpopulated (18)

The comparator input signal is applied to the inverting input, so the output will have an inverted polarity. When Vin  $>$  Vth, the output will drive to the negative supply (GND or logic low). When Vin  $<$  Vth, the output will drive to the positive supply  $(V<sub>+</sub>$  or logic high).

<span id="page-18-2"></span>R3 can be populated to implement hysteresis which uses two different threshold voltages to avoid the multiple transitions. The input signal must exceed the upper threshold (VH) to transition low or below the lower threshold (VL) to transition high. [Equation 19](#page-18-2) and [Equation 20](#page-18-3) will calculate the value of R2 and R3 for the two desired thresholds.

$$
R_3 = \left(\frac{V_L}{V_H - V_L}\right) R_1
$$
\n
$$
R_2 = \left(\frac{V_L}{V_+ - V_H}\right) R_1
$$
\n(19)

<span id="page-18-3"></span><span id="page-18-1"></span>The PCB layout of the top layer of the inverting comparator circuit configuration is displayed in [Figure 31.](#page-18-1)



**Figure 31. Inverting Comparator Top Layer**

The PCB layout of the bottom layer of the inverting comparator circuit configuration is displayed in [Figure 32](#page-19-0).



**Figure 32. Inverting Comparator Bottom Layer**

### <span id="page-19-0"></span>*3.10 Non-Inverting Comparator*

[Figure 33](#page-19-1) shows the schematic for the non-inverting comparator circuit configuration.



**Figure 33. Non-Inverting Comparator Schematic**

<span id="page-19-1"></span>It is important to note that this circuit layout is meant for SOIC package op amp or push-pull output type comparators. This configuration uses a voltage divider R3 and R4 to set up the threshold voltage. The comparator will compare the input signal (Vin) to the threshold voltage (Vth).

$$
V_{th} = \left(\frac{R_4}{R_3 + R_4}\right) V_{ref}
$$

(21)

(22)

(23)

The comparator input signal is applied to the non-inverting input, so the output will have a non-inverted polarity. When Vin > Vth, the output will drive to the positive supply (V+ or logic high). When Vin < Vth, the output will drive to the negative supply (GND or logic low).

<span id="page-19-2"></span>R2 can be populated to implement hysteresis which uses two different threshold voltages to avoid the multiple transitions. The input signal must exceed the upper threshold (VH) to transition high or below the lower threshold (VL) to transition low. [Equation 22](#page-19-2) and [Equation 23](#page-19-3) will calculate the value of R1 and R2 for the two desired thresholds.

<span id="page-19-3"></span>
$$
R_1 = \frac{(V_h - V_{th})}{V_{th}} R_2
$$
  

$$
R_2 = \frac{(V_{th} + V_+)}{(V_1 - V_{th})} R_1
$$



The PCB layout of the top layer of the non-inverting comparator circuit configuration is displayed in [Figure 34](#page-20-0).



**Figure 34. Non-inverting Comparator Top Layer**

<span id="page-20-0"></span>The PCB layout of the top layer of the non-inverting comparator circuit configuration is displayed in [Figure 35](#page-20-1).



**Figure 35. Non-Inverting Comparator Bottom Layer**

# <span id="page-20-1"></span>*3.11 Riso With Dual Feedback*

[Figure 36](#page-20-2) shows the schematic for the  $R_{iso}$  with dual-feedback circuit configuration.



#### **Figure 36. Riso with Dual-Feedback Schematic**

<span id="page-20-2"></span>The dc gain of the R<sub>iso</sub> with dual-feedback circuit configuration can be calculated using [Equation 24](#page-20-3).

$$
V_{out}=\left(1+\frac{R_1}{R_2}\right)\!\!\left(\frac{R_4}{R_4+R_5}\right)\!V_{in}
$$

<span id="page-20-3"></span>SBOU162A–March 2017–Revised May 2017 21 and 2017 21 and 2017 21 *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOU162A)*

*DIYAMP-SOIC-EVM*

(24)



#### *Schematic and PCB Layout* [www.ti.com](http://www.ti.com)

In situations where stability is affected by capacitive loads, the  $R_{\text{iso}}$  dual-feedback configuration has the ability to stabilize the circuit by compensating the contribution of the capacitive load to circuit instability. This capacitive load compensation technique uses an isolation resistor that compensates the circuit by adding a zero to cancel the pole from the output impedance and capacitive load. Refer to the *[TI Precision](http://training.ti.com/ti-precision-labs-op-amps-stability-5?cu=14685) [Labs - Op Amps: Stability 5](http://training.ti.com/ti-precision-labs-op-amps-stability-5?cu=14685)* video for detailed information on this technique.

The design steps for the  $R_{\text{iso}}$  method follow:

1. Use TINA-TI<sup>TM</sup> to find the zero frequency,  $f_{\text{ZERO}}$ , where  $A_{OL\_Loaded} = 20$  dB (example shown in [Figure 37\)](#page-21-0).



Figure 37. Example of f<sub>ZERO</sub>, Where A<sub>OL Loaded</sub> = 20 dB

<span id="page-21-0"></span>2. Calculate R<sub>iso</sub> to set the zero at f<sub>ZERO</sub> – this will yield between 60° and 90° of phase margin

$$
R_{iso} = \frac{1}{2\pi \times f_{ZERO} \times C_{Load}}
$$

where

• 
$$
R_{iso} = R3
$$

$$
\bullet \quad C_{\text{Load}} = C4 \tag{25}
$$

While the  $R_{\text{iso}}$  circuit is both simple to implement and design, it has a big disadvantage in precision circuits. The voltage drop from  $R_{iso}$  is dependent on the output current or output load, and may be significant compared to the desired signal.

The second capacitive load compensation technique uses the  $R_{iso}$  with dual-feedback stability compensation method. The  $R_{iso}$  dual-feedback circuit solves the voltage drop disadvantage of the previously stated Riso. Refer to the *[TI Precision Labs - Op Amps: Stability 6](http://training.ti.com/ti-precision-labs-op-amps-stability-6?cu=14685)* video for detailed information on this technique.

Design steps for the  $R_{iso}$  method follow:

- 1.  $R_{iso}$  using Method 1:  $R_{iso}$  techniques
- 2. Set R1:  $R_1 \geq (R_{\text{iso}} \times 100)$

$$
\text{3. Set } C_1 \colon \frac{6R_{iso} \times C_{Load}}{R_1} \leq C_1 \leq \frac{10R_{iso} \times C_{Load}}{R_1}
$$

Using this range ensures that the two feedback paths,  $\mathsf{R}_2$  and  $\mathsf{C}_3$ , will never create a resonance that would cause instability. Smaller values of C3 will result in faster settling time at the expense of overshoot for certain load ranges. While the  $R_{iso}$  dual-feedback circuit solves the dc accuracy issue with the  $R_{iso}$  circuit, it has some disadvantages as well. The disadvantage of this method is that the circuit is not as tolerant to changes in the output capacitance and can quickly become unstable. Therefore, the  $R_{iso}$  dual-feedback circuit is best for situations where the output capacitance is known and will not vary significantly. This method generally results in a slower settling time than the  $R_{\text{iso}}$  circuit as well.



The PCB layout of the top layer of the  $R_{iso}$  dual-feedback amplifier circuit configuration is displayed in [Figure 38](#page-22-0)



**Figure 38. Riso Dual-Feedback Top Layer**

<span id="page-22-0"></span>The PCB layout of the bottom layer of the R<sub>iso</sub> dual-feedback amplifier circuit configuration is displayed in [Figure 39](#page-22-1).



**Figure 39. Riso Dual-Feedback Bottom Layer**

# <span id="page-22-1"></span>*3.12 Dual-Supply, Non-Inverting Amplifier*

[Figure 40](#page-22-2) shows the schematic for the dual-supply, non-inverting amplifier circuit configuration.



<span id="page-22-2"></span>**Figure 40. Dual-Supply, Non-Inverting Amplifier Schematic**



*Schematic and PCB Layout* [www.ti.com](http://www.ti.com)

The non-inverting op-amp configuration takes an input signal that is applied directly to the high impedance non-inverting input terminal and outputs a signal that is the same polarity as the input signal. The load resistance for this topology is the sum of R1 and R2. The values of the resistors in the feedback network will determine the amount of gain to amplify the input signal.

<span id="page-23-2"></span>[Equation 26](#page-23-2) displays the transfer function of the dual-supply, non-inverting amplifier circuit configuration shown in [Figure 40](#page-22-2).

$$
V_{\text{out}} = \left(1 + \frac{R_1}{R_2}\right) V_{\text{in}}
$$

(26)

<span id="page-23-3"></span>Capacitor C3 provides the option to filter the output. The cutoff frequency of the filter can be calculated using [Equation 27](#page-23-3).

$$
f_{\rm c} = \frac{1}{2\pi \times R_1 \times C_3} \tag{27}
$$

The PCB layout of the top layer of the dual-supply, non-inverting amplifier circuit configuration is displayed in [Figure 41](#page-23-0)



**Figure 41. Dual-Supply, Non-Inverting Amplifier Top Layer**

<span id="page-23-1"></span><span id="page-23-0"></span>The PCB layout of the bottom layer of the dual-supply, non-inverting amplifier circuit configuration is displayed in [Figure 42](#page-23-1).



**Figure 42. Dual-Supply, Non-Inverting Amplifier Bottom Layer**



#### *3.13 Dual-Supply, Inverting Amplifier*

[Figure 43](#page-24-0) shows the schematic for the dual-supply, inverting amplifier circuit configuration.



#### **Figure 43. Dual-Supply, Inverting Amplifier Schematic**

<span id="page-24-0"></span>The inverting op-amp configuration takes an input signal that is applied directly to the inverting input terminal and outputs a signal that is the opposite polarity as the input signal. The benefit of this topology is that it avoids common mode limitations. The load resistance for this topology is equal to R2. The values of the resistors in the feedback network will determine the amount of gain to amplify the input signal.

<span id="page-24-1"></span>[Equation 28](#page-24-1) displays the transfer function for the dual-supply, inverting amplifier circuit configuration shown in [Figure 43](#page-24-0).

$$
V_{\text{out}} = -\frac{R_1}{R_2} V_{\text{in}} \tag{28}
$$

<span id="page-24-2"></span>Capacitor C3 provides the option to filter the output. The cutoff frequency of the filter can be calculated using [Equation 29](#page-24-2).

$$
f_{\rm c} = \frac{1}{2\pi \times R_1 \times C_3} \tag{29}
$$

The PCB layout of the top layer of the dual-supply, inverting amplifier circuit configuration is displayed in [Figure 44](#page-25-0).



**Figure 44. Dual-Supply, Inverting Amplifier Top Layer**

<span id="page-25-0"></span>The PCB layout of the bottom layer of the dual-supply, inverting amplifier circuit configuration is displayed in [Figure 45](#page-25-1).



<span id="page-25-1"></span>**Figure 45. Dual-Supply, Inverting Amplifier Bottom Layer**



[www.ti.com](http://www.ti.com) *Connections*

# <span id="page-26-0"></span>**4 Connections**

This section provides a description for each connection available on the EVM.

### *4.1 Inputs and Outputs*

The input/output connection slots were designed to fit the following connections: vertical SMA, horizontal SMA, wires, or through-hole test points. Examples of these four connectors are shown in this section.

The SMA recommended for this board is TE Connectivity part number 5-1814400-1.

[Figure 46](#page-26-1) shows SMA vertical connectors attached to both the input and output terminal.



**Figure 46. SMA Vertical Connectors**

<span id="page-26-1"></span>[Figure 47](#page-26-2) shows SMA horizontal connectors attached to the input signal terminal.



**Figure 47. SMA Horizontal Connectors**

<span id="page-26-3"></span><span id="page-26-2"></span>[Figure 48](#page-26-3) shows a wire attached to the input and output terminal.



**Figure 48. Wire Connections**



[Figure 49](#page-27-0) shows a through-hole test point connector attached to the output and Vref terminal.



**Figure 49. Through-Hole Test Points**

<span id="page-27-1"></span><span id="page-27-0"></span>The input and output connections can also be accessed from the header strip. The input connections are labeled IN+ and IN- for the non-inverting and inverting inputs, respectively. The output connection is labeled VOUT. An example highlighting the input and output is shown in [Figure 50.](#page-27-1)



**Figure 50. Input and Output Pins in Terminal Area**



#### *4.2 Power*

This EVM features both dual- and single-supply, op-amp configurations. Power can only be applied using the header pins located at the top and bottom of the PCB. The positive supply is labeled V+, the negative supply is labeled V–, and ground is labeled GND. As an alternative, wire can be used in place of the included terminals strips to power the board directly. [Figure 51](#page-28-0) shows an all-wire assembly for a multiple feedback filter configuration.



**Figure 51. Wire Alternative for Terminal Area**

# <span id="page-28-0"></span>*4.3 Enable and Disable Feature*

The DIYAMP-SOIC-EVM provides a means to test the shutdown feature for op-amp devices equipped with a shutdown pin. The access to the shutdown pin, labeled SD, is located on the terminal area.

#### <span id="page-29-0"></span>**5 Bill of Materials and Reference**

#### <span id="page-29-1"></span>*5.1 Bill of Materials*

[Table 7](#page-29-1) lists the bill of materials.

#### **Table 7. Bill of Materials**



#### *5.2 Reference*

- 1. *Comparator with Hysteresis Reference Design* ([TIDU020\)](http://www.ti.com/lit/pdf/TIDU020)
- 2. TI Precision Labs Training <https://training.ti.com/ti-precision-labs-op-amps>
- 3. *Analysis of the Sallen-Key Architecture* [\(SLOA024\)](http://www.ti.com/lit/pdf/SLOA024)
- 4. *AC Coupled, Single-Supply, Inverting and Non-inverting Amplifier Reference Design* [\(TIDU871](http://www.ti.com/lit/pdf/TIDU871))
- 5. [FilterPro Design Tool](http://www.ti.com/tool/filterpro&DCMP=hpa_tools&HQS=Tools+PR+filterpro-pr)

#### **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### **Changes from Original (March 2017) to A Revision** ... **Page**



#### **IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES**

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <http://www.ti.com/sc/docs/stdterms.htm>), [evaluation](http://www.ti.com/lit/pdf/SSZZ027) [modules](http://www.ti.com/lit/pdf/SSZZ027), and samples [\(http://www.ti.com/sc/docs/sampterms.htm\)](http://www.ti.com/sc/docs/sampterms.htm).

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated