


## N-Channel Enhancement Mode Field Effect Transistor 2N7002L

#### Description


This N-channel enhancement mode field effect transistor is produced using high cell density, trench MOSFET technology. This product minimizes on-state resistance while providing rugged, reliable and fast switching performance. This product is particularly suited for low-voltage, low-current applications such as small servo motor control, power MOSFET gate drivers, logic level translator, high speed line drivers, power management/power supply, and switching applications.

#### **Features**

- High Density Cell Design for Low R<sub>DS(ON)</sub>
- Voltage Controlled Small Signal Switch
- Rugged and Reliable
- High Saturation Current Capability
- Very Low Capacitance
- Fast Switching Speed
- This Device is Pb-Free and Halogen Free







70L = Device Code M = Date Code\*

■ = Pb-Free Package (Note: Microdot may be in either location)

\*Date Code orientation and/or position may vary depending upon manufacturing location.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
2N7002L	SOT-23 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **ABSOLUTE MAXIMUM RATINGS** ( $T_A = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Value	Unit
$V_{DSS}$	Drain-Source Voltage	60	V
$V_{DGR}$	Drain-Gate Voltage ( $R_{GS} \le 1.0 \text{ M}\Omega$ )	60	V
V <sub>GSS</sub>	Gate-Source Voltage - Continuous - Non Repetitive (t <sub>p</sub> < 50 μs)	±20 ±40	٧
I <sub>D</sub>	Maximum Drain Current - Continuous - Pulsed	115 800	mA
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +150	°C
T <sub>L</sub>	Maximum Lead Temperature for Soldering Purposes, 1/16" from Case for 10 Seconds	300	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (Note 1)

Symbol	Parameter	Value	Unit
P <sub>D</sub>	Maximum Power Dissipation	200	mW
	Derate Above 25°C	1.6	mW/°C
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	380	°C/W

#### ESD RATING (Note 2)

Symbol	Parameter	Value	Unit
HBM	Human Body Model per ANSI/ESDA/JEDEC JS-001-2012	50	٧
CDM	Charged Device Model per JEDEC C101C	>2000	V

### $\textbf{ELECTRICAL CHARACTERISTICS} \ (T_A = 25^{\circ}\text{C unless otherwise noted})$

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit				
OFF CHARA	OFF CHARACTERISTICS									
$BV_{DSS}$	Drain-Source Breakdown Voltage	60.0	65.2	-	V					
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V	-	0.024	1	μΑ				
		V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125°C	-	0.080	500					
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V	-	0.107	100	nA				
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$	_	-0.037	-100	nA				
ON CHARAC	CTERISTICS (Note 3)									
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.80	1.81	2.50	V				
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 500 mA	-	3.35	7.50	Ω				
		$V_{GS} = 10 \text{ V}, I_D = 500 \text{ mA}, \\ T_J = 100^{\circ}\text{C}$	-	5.62	13.50					
		$V_{GS} = 5 \text{ V}, I_D = 50 \text{ mA}$	-	2.68	7.50					
		$V_{GS} = 5 \text{ V}, I_D = 50 \text{ mA},$ $T_J = 100^{\circ}\text{C}$	-	3.97	13.50					
V <sub>DS(ON)</sub>	Drain-Source On-Voltage	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 500 mA	_	1.68	3.75	V				
		V <sub>GS</sub> = 5 V, I <sub>D</sub> = 50 mA	-	0.13	1.50					
I <sub>D(ON)</sub>	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} \ge 2 V_{DS(ON)}$	500	557	-	mA				
		V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 10 V	75	571	-					

#### ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit			
ON CHARAC	ON CHARACTERISTICS (Note 3)								
9FS	Forward Trans-conductance	$V_{DS} \ge 2 V_{DS(ON)}$ , $I_D = 200 \text{ mA}$	80	214	_	mS			
DYNAMIC CH	DYNAMIC CHARACTERISTICS								
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V,	_	12.8	50	pF			
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz	-	3.25	25				
C <sub>rss</sub>	Reverse Transfer Capacitance		-	1.52	5				
$R_{G}$	Gate Resistance	V <sub>GS</sub> = 0 V, f = 1.0 MHz	-	22.2	-	Ω			
SWITCHING	CHARACTERISTICS (Note 3)								
t <sub>on</sub>	Turn-On Time	$\begin{array}{c} V_{DD} = 30 \; \text{V}, \; \text{R}_{L} = 150 \; \Omega, \\ I_{D} = 200 \; \text{mA}, \; \text{V}_{GS} = 10 \; \text{V}, \\ R_{GEN} = 25 \; \Omega \end{array}$	-	4.35	20	ns			
t <sub>off</sub>	Turn-Off Time		-	15.6	20	ns			
DRAIN-SOUI	RCE DIODE CHARACTERISTICS AND MAX	KIMUM RATINGS							
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current		-	-	115	mA			
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current		-	-	0.8	Α			
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 115 mA (Note 3)	-	0.818	1.5	V			

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

R<sub>θJA</sub> is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user's board design.
 q a) 380°C/W when mounted on a minimum pad.

]

2. ESD values are in typical, no over-voltage rating is implied, ESD CDM zap voltage is 2000 V maximum.

3. Pulse test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2.0%.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current




Figure 3. On-Resistance Variation with Temperature




Figure 4. On–Resistance Variation with Drain Current and Temperature




Figure 5. Transfer Characteristics





Figure 6. Gate Threshold Variation with Temperature

#### TYPICAL CHARACTERISTICS (continued)




0.1 T<sub>J</sub>=125°C 25°C -55°C 0.001 0.2 0.4 0.6 0.8 1.0 1.2 1.4

Figure 7. Breakdown Voltage Variation

Figure 8. Body Diode Forward Voltage Variation with Source Current and Temperature

V<sub>SD</sub>, Body Diode Forward Voltage (V)







Figure 9. Capacitance Characteristics

Figure 10. Gate Charge Characteristics






Figure 11.

Figure 12. Switching Waveforms

#### TYPICAL CHARACTERISTICS (continued)




Figure 13. Maximum Safe Operating Area




Figure 14. Transient Thermal Response Curve







SOT-23 (TO-236) CASE 318 ISSUE AT

**DATE 01 MAR 2023** 









#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M,1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS			INCHES		
DIM	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.
Α	0.89	1.00	1.11	0.035	0.039	0.044
A1	0.01	0.06	0.10	0.000	0.002	0.004
b	0.37	0.44	0.50	0.015	0.017	0.020
С	0.08	0.14	0.20	0.003	0.006	0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
Ε	1.20	1.30	1.40	0.047	0.051	0.055
e	1.78	1.90	2.04	0.070	0.075	0.080
L	0.30	0.43	0.55	0.012	0.017	0.022
L1	0.35	0.54	0.69	0.014	0.021	0.027
HE	2.10	2.40	2.64	0.083	0.094	0.104
Т	0*		10°	0*		10°

# GENERIC MARKING DIAGRAM\*




XXX = Specific Device Code

M = Date Code

■ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

#### **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23 (TO-236)		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS



#### **SOT-23 (TO-236)** CASE 318 ISSUE AT

**DATE 01 MAR 2023** 

STYLE 1 THRU 5: CANCELLED	STYLE 6: PIN 1. BASE 2. EMITTER 3. COLLECTOR	STYLE 7: PIN 1. EMITTER 2. BASE 3. COLLECTOR	STYLE 8: PIN 1. ANODE 2. NO CONNECTION 3. CATHODE	1	
STYLE 9: PIN 1. ANODE 2. ANODE 3. CATHODE	STYLE 10: PIN 1. DRAIN 2. SOURCE 3. GATE	STYLE 11: PIN 1. ANODE 2. CATHODE 3. CATHODE-ANODE	STYLE 12: PIN 1. CATHODE 2. CATHODE 3. ANODE	STYLE 13: PIN 1. SOURCE 2. DRAIN 3. GATE	STYLE 14: PIN 1. CATHODE 2. GATE 3. ANODE
STYLE 15: PIN 1. GATE 2. CATHODE 3. ANODE	STYLE 16: PIN 1. ANODE 2. CATHODE 3. CATHODE	STYLE 17: PIN 1. NO CONNECTION 2. ANODE 3. CATHODE	STYLE 18: PIN 1. NO CONNECTION 2. CATHODE 3. ANODE	STYLE 19: I PIN 1. CATHODE 2. ANODE 3. CATHODE-ANODE	STYLE 20: PIN 1. CATHODE 2. ANODE 3. GATE
STYLE 21: PIN 1. GATE 2. SOURCE 3. DRAIN	STYLE 22: PIN 1. RETURN 2. OUTPUT 3. INPUT	STYLE 23: PIN 1. ANODE 2. ANODE 3. CATHODE	STYLE 24: PIN 1. GATE 2. DRAIN 3. SOURCE	STYLE 25: PIN 1. ANODE 2. CATHODE 3. GATE	STYLE 26: PIN 1. CATHODE 2. ANODE 3. NO CONNECTION
STYLE 27: PIN 1. CATHODE 2. CATHODE 3. CATHODE	STYLE 28: PIN 1. ANODE 2. ANODE 3. ANODE				

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23 (TO-236)		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales