

# 512K x 24 Static RAM Module

### **Features**

- High-density 12-Megabit SRAM module
- · Access time: 10 ns
- Single 3.3V power supply
- Low active power(1000 W max.)
- · TTL-compatible inputs and outputs
- Available in standard 119-ball BGA
- Interface to Motorola digital signal processor (DSP) and analog devices

### **Functional Description**

The CYM8301BV33 is a 3.3V high-performance 12-Megabit static RAM organized as a 512K words by 24 bits. This module is constructed from three 512K x 8 SRAM dice mounted on a multi layer laminate substrate combined to form a 24 bit SRAM. CYM8301BV33 is a ideal single-chip solution for Motorola's DSP5630X or a two chip solution to Analog Devices ADSP2106XL.


Each data byte is separately controlled by the individual chip selects(CE0,CE1,CE2). CE0 controls I/O0-7. CE1 controls I/O7-15. CE2 controls I/O16-23.

Writing the data bytes into the SRAM is accomplished when the chip select (CSx) controlling that byte is LOW and Write Enable (WE) is LOW. Data on the respective input/output pins (I/O) is then written into the memory location specified on the address pins (A0 through A18). Asserting all the (CSx) LOW and (WE) LOW will write the entire data (I/O0-23) into the memory. Output Enable (OE) is a don't care in a write mode.

Reading a byte is accomplished when the chip select  $(\overline{CSx})$ controlling that byte is LOW and Write Enable (WE) is LOW while the Output Enable (OE) is LOW. Under these conditions the contents of the memory location specified on the address pins will all appear on the specified data input/output pins (I/O). Asserting all the  $(\overline{CSx})$  LOW and  $(\overline{WE})$  LOW with Output Enable (OE) LOW will read the entire data (I/O0-23) from the memory.

The data input/output pins (I/O0-23) are placed in a high-impedance state when the device is deselected (CE) HIGH, the outputs are disabled (OE) HIGH or during a Write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

For further details on Read and Write conditions, please see the truth table on page 7 of this data sheet.



#### Selection Guide

		CYM8301BV33-10	CYM8301BV33-12	CYM8301BV33-15	Unit
Maximum Access Time		10	12	15	ns
Maximum Operating Current	Commercial	300	270	255	mA
	Industrial	330	300	285	
Maximum Standby Current	Commercial/Industrial	30	30	30	mA



## **Pin Configurations**

119 BGA Top View

	1	2	3	4	5	6	7
Α	NC	Α	Α	А	Α	А	NC
В	NC	Α	Α	CE0	Α	Α	NC
С	I/O12	NC	CE1	NC	CE2	NC	I/O0
D	I/O13	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	I/O1
E	I/O14	V <sub>SS</sub>	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O2
F	I/O15	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	$V_{DD}$	1/03
G	I/O16	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	1/04
Н	I/O17	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O5
J	NC	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	NC
K	I/O18	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	I/O6
L	I/O19	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O7
M	I/O20	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O8
N	I/O21	$V_{SS}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{SS}$	1/09
Р	I/O22	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	I/O10
R	I/O23	Α	NC	NC	NC	Α	I/O11
Т	NC	Α	Α	WE	Α	Α	NC
U	NC	Α	Α	ŌĒ	А	Α	NC



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......–55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative  $\mbox{GND}^{[1]}......$  –0.5V to 4.6V DC Voltage Applied to Outputs in High-Z State  $^{[1]}$  ......-0.5V to  $\rm V_{CC}$  + 0.5V DC Input Voltage<sup>[1]</sup>.....-0.5V to V<sub>CC</sub> + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current>	200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	3.3V ± 5%
Industrial	–40°C to +85°C	3.3V ± 5%

## **Electrical Characteristics** Over the Operating Range

			CYM830	1BV33-10	CYM8301	BV33-12/15	
Parameter	Description	Test Conditions <sup>[2]</sup>	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
$V_{IL}$	Input LOW Voltage[1]		-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_1 \leq V_{CC}$	-10	+10	-10	+10	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{CC}$ , Output Disabled	-10	+10	-10	+10	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$		300		300	mA
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{MAX}} \end{aligned}$		150		150	mA
I <sub>SB2</sub>	Automatic CE Power-down Current —CMOS Inputs	$\begin{array}{l} \underline{\text{Max}}. \ V_{\text{CC}}, \\ \hline \text{CE} \geq V_{\text{CC}} - 0.3 \text{V}, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3 \text{V}, \\ \text{or } V_{\text{IN}} \leq 0.3 \text{V}, \text{f} = 0 \end{array}$		30		30	mA

## Capacitance<sup>[3]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$	8	pF

#### Notes:

- V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
   CE is a combination of CE1, CE2 and CE3.
   Tested initially and after any design or process changes that may affect these parameters.



### **AC Test Loads and Waveforms**



## Switching Characteristics<sup>[4]</sup> Over the Operating Range

		CYM83	01BV-10	CYM83	CYM8301BV-12		CYM8301BV-15	
Parameter	Description <sup>[2]</sup>	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	1				·		·I	
t <sub>RC</sub>	Read Cycle Time	10		12		15		ns
t <sub>AA</sub>	Address to Data Valid		10		12		15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE active to Data Valid		10		12		15	ns
t <sub>DOE</sub>	OE LOW to Data Valid		7		7.5		8.5	ns
t <sub>LZOE</sub>	OE LOW to Low-Z	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[5, 6]</sup>		5		6		7	ns
t <sub>LZCE</sub>	CE Active to Low-Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE Inactive to High-Z <sup>[5, 6]</sup>		5		6		7	ns
t <sub>PU</sub>	CE Active to Power-up	0		0		0		ns
t <sub>PD</sub>	CE Inactive to Power-down		10		12		15	ns
Write Cycle					·		·I	
t <sub>WC</sub>	Write Cycle Time	10		12		15		ns
t <sub>SCE</sub>	CE active to Write End	9		9		9		ns
t <sub>AW</sub>	Address Set-up to Write End	9		9		10		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	8		10		11		ns
t <sub>SD</sub>	Data Set-up to Write End	6		6		7		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[5, 6]</sup>		5		6		7	ns


#### Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub>.
- 5.
- The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write. The minimum Write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t




## **Switching Waveforms**


## Read Cycle No. $\mathbf{1}^{[9, 10]}$



## Read Cycle No. 2 (OE Controlled)[2, 10, 11]



## Write Cycle No. 1 (CE Controlled)[2, 12, 13]



### Notes:


- 9. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .

- WE is HIGH for Read cycle.
   Address valid prior to or coincident with CE transition LOW.
   Data I/O is high impedance if OE = V<sub>IH</sub>.
   If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.




# Switching Waveforms (continued)

# Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[12, 13]



Write Cycle No. 3 (WE Controlled, OE LOW)[2, 13]



#### Note:

14. During this period the I/Os are in the output state and input signals should not be applied.



## **Truth Table**

CE1	CE2	CE3	WE	OE	I/O <sub>0</sub> -I/O <sub>23</sub>	Mode
Н	Н	Н	Х	Х	High-Z	Deselect/Power-down
L	L	L	Н	L	Data Out (I/O0-23)	Read
L	L	L	Н	Н	I/O High-Z	Power-down
L	Н	Н	Н	L	Data Out (I/O0-7) I/O8-23 in High-Z	Read
Н	L	Н	Н	L	Data Out (I/O8–15) I/O0–7 in High-Z I/O16–23 in High-Z	Read
Н	Н	L	Н	L	Data Out (I/O16–23) I/O0–15 in High-Z	Read
L	L	L	L	Х	Data In (I/O0-23)	Write
L	Н	Н	L	Х	Data In (I/O0-7)	Write
Н	L	Н	L	Х	Data In (I/O8-15)	Write
Н	Н	L	L	Х	Data In (I/O16-23)	Write


# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CYM8301BV33 - 10BGC	BG119	119-ball BGA	Commercial
	CYM8301BV33 - 10BGI	BG119	119-ball BGA	Industrial
12	CYM8301BV33 - 12BGC	BG119	119-ball BGA	Commercial
	CYM8301BV33 - 12BGI	BG119	119-ball BGA	Industrial
15	CYM8301BV33 - 15BGC	BG119	119-ball BGA	Commercial
	CYM8301BV33 - 15BGI	BG119	119-ball BGA	Industrial



### **Package Diagram**

### 119-ball PBGA (14 x 22 x 2.4 mm) BG119



All product and company names mentioned in this document are the trademarks of their respective holders.



	Document Title: CYM8301BV33 512K x 24 Static RAM Module Document Number: 38-05294						
REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE		DESCRIPTION OF CHANGE		
**	114945	05/20/02	DFP	New Data Sheet			