DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT109
Dual JK flip-flop with set and reset; positive-edge trigger

Product specification
Supersedes data of December 1990
File under Integrated Circuits, IC06

1997 Nov 25

Philips Semiconductors

PHILIPS

Dual $J\overline{K}$ flip-flop with set and reset; positive-edge trigger

74HC/HCT109

FEATURES

- J, $\overline{K}$ inputs for easy D-type flip-flop
- Toggle flip-flop or “do nothing” mode
- Output capability: standard
- I_{CC} category: flip-flops

GENERAL DESCRIPTION

The 74HC/HCT109 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT109 are dual positive-edge triggered, $J\overline{K}$ flip-flops with individual J, $\overline{K}$ inputs, clock (CP) inputs, set ($\overline{S}_D$) and reset ($\overline{R}_D$) inputs; also complementary Q and $\overline{Q}$ outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input.

The J and $\overline{K}$ inputs control the state changes of the flip-flops as described in the mode select function table.

The J and $\overline{K}$ inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The $J\overline{K}$ design allows operation as a D-type flip-flop by tying the J and $\overline{K}$ inputs together.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; $t_r = t_f$ = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t_{PHL}/ t_{PLH}	propagation delay nCP to nQ, n$\overline{Q}$ n$\overline{S}_D$ to nQ, n$\overline{Q}$ n$\overline{R}_D$ to nQ, n$\overline{Q}$	C_L = 15 pF; V_{CC} = 5 V	 15 12 12	 17 14 15	 ns ns ns
f_{max}	maximum clock frequency		75	61	MHz
C_I	input capacitance		3.5	3.5	pF
C_{PD}	power dissipation capacitance per flip-flop	notes 1 and 2	20	22	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in µW):

   $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

   f_i = input frequency in MHz

   f_o = output frequency in MHz

   $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs

   C_L = output load capacitance in pF

   V_{CC} = supply voltage in V

2. For HC the condition is V_I = GND to V_{CC}
   For HCT the condition is V_I = GND to V_{CC} – 1.5 V.

ORDERING INFORMATION

See *“74HC/HCT/HCU/HCMOS Logic Package Information”*.

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	$1\overline{R}_D$, $2\overline{R}_D$	asynchronous reset-direct input (active LOW)
2, 14, 3, 13	1J, 2J, $1\overline{K}$, $2\overline{K}$	synchronous inputs; flip-flops 1 and 2
4, 12	1CP, 2CP	clock input (LOW-to-HIGH, edge-triggered)
5, 11	$1\overline{S}_D$, $2\overline{S}_D$	asynchronous set-direct input (active LOW)
6, 10	1Q, 2Q	true flip-flop outputs
7, 9	$1\overline{Q}$, $2\overline{Q}$	complement flip-flop outputs
8	GND	ground (0 V)
16	V_{CC}	positive supply voltage



Fig.1 Pin configuration.



Fig.2 Logic symbol.



Fig.3 IEC logic symbol.

Dual $J\overline{K}$ flip-flop with set and reset; positive-edge trigger

74HC/HCT109



Fig.4 Functional diagram.

FUNCTION TABLE

OPERATING MODE	INPUTS					OUTPUTS	
	$\overline{S}_D$	$\overline{R}_D$	CP	J	$\overline{K}$	Q	$\overline{Q}$
asynchronous set	L	H	X	X	X	H	L
asynchronous reset	H	L	X	X	X	L	H
undetermined	L	L	X	X	X	H	H
toggle	H	H	↑	h	l	$\overline{q}$	q
load “0” (reset)	H	H	↑	l	l	L	H
load “1” (set)	H	H	↑	h	h	H	L
hold “no change”	H	H	↑	l	h	q	$\overline{q}$

Notes

1. H = HIGH voltage level
   h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition
   L = LOW voltage level
   l = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition
   q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition
   X = don’t care
   ↑ = LOW-to-HIGH CP transition



Fig.5 Logic diagram (one flip-flop).

PACKAGE OUTLINES

See *“74HC/HCT/HCU/HCMOS Logic Package Outlines”*.

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard
I_{CC} category: flip-flops

AC CHARACTERISTICS FOR 74HC

GND = 0 V; $t_r = t_f$ = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS	
		74HC								V_{CC} (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t_{PHL}/ t_{PLH}	propagation delay nCP to nQ, n$\overline{Q}$		50 18 14	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig.6
t_{PLH}	propagation delay n$\overline{S}_D$ to nQ		30 11 9	120 24 20		150 30 26		180 36 31	ns	2.0 4.5 6.0	Fig.7
t_{PHL}	propagation delay n$\overline{S}_D$ to n$\overline{Q}$		41 15 12	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig.7
t_{PHL}	propagation delay n$\overline{R}_D$ to nQ		41 15 12	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig.7
t_{PLH}	propagation delay n$\overline{R}_D$ to n$\overline{Q}$		39 14 11	170 34 29		215 43 37		255 51 43	ns	2.0 4.5 6.0	Fig.7
t_{THL}/ t_{TLH}	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.6
t_W	clock pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.6
t_W	set or reset pulse width HIGH or LOW	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.7
t_{rem}	removal time n$\overline{S}_D$, n$\overline{R}_D$ to nCP	70 14 12	19 7 6		90 18 15		105 21 18		ns	2.0 4.5 6.0	Fig.7
t_{su}	set-up time nJ, n$\overline{K}$ to nCP	70 14 12	17 6 5		90 18 15		105 21 18		ns	2.0 4.5 6.0	Fig.6
t_h	hold time nJ, n$\overline{K}$ to nCP	5 5 5	0 0 0		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig.6
f_{max}	maximum clock pulse frequency	6.0 30 35	22 68 81		5.0 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig.6

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard
I_{CC} category: flip-flops

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; $t_r = t_f$ = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T_{amb} (°C)							UNIT	TEST CONDITIONS	
		74HCT								V_{CC} (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t_{PHL}/ t_{PLH}	propagation delay nCP to nQ, n$\overline{Q}$		20	35		44		53	ns	4.5	Fig.6
t_{PLH}	propagation delay n$\overline{S}_D$ to nQ		13	26		33		39	ns	4.5	Fig.7
t_{PHL}	propagation delay n$\overline{S}_D$ to n$\overline{Q}$		19	35		44		53	ns	4.5	Fig.7
t_{PHL}	propagation delay n$\overline{R}_D$ to nQ		19	35		44		53	ns	4.5	Fig.7
t_{PLH}	propagation delay n$\overline{R}_D$ to n$\overline{Q}$		16	32		40		48	ns	4.5	Fig.7
t_{THL}/ t_{TLH}	output transition time		7	15		19		22	ns	4.5	Fig.6
t_W	clock pulse width HIGH or LOW	18	9		23		27		ns	4.5	Fig.6
t_W	set or reset pulse width HIGH or LOW	16	8		20		24		ns	4.5	Fig.7
t_{rem}	removal time n$\overline{S}_D$, n$\overline{R}_D$ to nCP	16	8		20		24		ns	4.5	Fig.7
t_{su}	set-up time nJ, n$\overline{K}$ to nCP	18	8		23		27		ns	4.5	Fig.6
t_h	hold time nJ, n$\overline{K}$ to nCP	3	−3		3		3		ns	4.5	Fig.6
f_{max}	maximum clock pulse frequency	27	55		22		18		MHz	4.5	Fig.6

AC WAVEFORMS



The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig.6 Waveforms showing the clock (nCP) to output (nQ, nQ̄) propagation delays, the clock pulse width, the nJ, nK̄ to nCP set-up, the nCP to nJ, nK̄ hold times, the output transition times and the maximum clock pulse frequency.



(1) HC: $V_M = 50\%$; V_I = GND to V_{CC}.
HCT: $V_M = 1.3$ V; V_I = GND to 3 V.

Fig.7 Waveforms showing the set ($n\overline{S}_D$) and reset ($n\overline{R}_D$) input to output (nQ, nQ̄) propagation delays, the set and reset pulse widths and the $n\overline{R}_D$, $n\overline{S}_D$ to nCP removal time.

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\ max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO, SSOP and TSSOP

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO, SSOP and TSSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method.

Typical reflow temperatures range from 215 to 250 °C. Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

WAVE SOLDERING

Wave soldering can be used for all SO packages. Wave soldering is **not** recommended for SSOP and TSSOP packages, because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering is used - **and cannot be avoided for SSOP and TSSOP packages** - the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

Even with these conditions:

- **Only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).**
- **Do not consider wave soldering TSSOP packages with 48 leads or more, that is TSSOP48 (SOT362-1) and TSSOP56 (SOT364-1).**

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

74HC/HCT109; Dual JK flip-flop with set and reset; positive-edge trigger

Information as of 2003-04-22

- Products
- MultiMarket Semiconductors
- Product Selector
- Catalog by Function
- Catalog by System
- Cross-reference
- Packages
- End of Life information
- Distributors Go Here!
- Models
- SoC solutions

General description | Features | Applications | Datasheet
Block diagram | Buy online | Support & tools | Email/translate
Products & packages | Parametrics | Similar products

General description

The 74HC/HCT109 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT109 are dual positive-edge triggered, JK flip-flops with individual J, K inputs, clock (CP) inputs, set (SD) and reset (RD) inputs; also complementary Q and Q outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input.

The J and K inputs control the state changes of the flip-flops as described in the mode select function table.

The J and K inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The JK design allows operation as a D-type flip-flop by tying the J and K inputs together.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

Features

- J, K inputs for easy D-type flip-flop
- Toggle flip-flop or "do nothing" mode
- Output capability: standard
- I_{CC} category: flip-flops

Datasheet

Type number	Title	Publication release date	Datasheet status	Page count	File size (kB)	Datasheet
74HC/HCT109	Dual JK flip-flop with set and reset; positive-edge trigger	11/25/1997	Product specification	9	59	Download

Additional datasheet info

To complete the device datasheet with package and family information, also download the following PDF files. The "Logic Package Information" document is required to determine in which package(s) this device is available.

	Document	Description
1	HCT_FAMILY_SPECIFICATIONS	HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family Specifications
2	HCT_PACKAGE_INFO	HC/T Package Info, The IC06 74HC/HCT/HCMOS Logic Package Information
3	HCT_PACKAGE_OUTLINES	HC/T Package Outlines, The IC06 74HC/HCT/HCMOS Logic Package Outlines

Blockdiagram(s)

Block diagram of 74HC109N

Parametrics

Type number	Package	Description	Propagation Delay(ns)	Voltage	No. of Pins	Power Dissipation Considerations	Logic Switching Levels	Output Drive Capability
74HC109D	SOT109 (SO16)	Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger	15	5 Volts +	16	Low Power or Battery Applications	CMOS	Low
74HC109DB	SOT338-1 (SSOP16)	Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger	15	5 Volts +	16	Low Power or Battery Applications	CMOS	Low

74HC109N	SOT38-1 (DIP16)	Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger	15	5 Volts +	16	Low Power or Battery Applications	CMOS	Low
74HCT109D	SOT109 (SO16)	Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger; TTL Enabled	15	5 Volts +	16	Low Power or Battery Applications	TTL	Low
74HCT109DB	SOT338-1 (SSOP16)	Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger; TTL Enabled	15	5 Volts +	16	Low Power or Battery Applications	TTL	Low
74HCT109N	SOT38-1 (DIP16)	Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger; TTL Enabled	15	5 Volts +	16	Low Power or Battery Applications	TTL	Low
74HCT109PW	SOT403-1 (TSSOP16)	Dual J-/K Flip-Flop with Set and Reset; Positive-Edge Trigger; TTL Enabled	15	5 Volts +	16	Low Power or Battery Applications	TTL	Low

Products, packages, availability and ordering

Type number	North American type number	Ordering code (12NC)	Marking/Packing Discretes packing info	Package	Device status	Buy online
74HC109D	74HC109D	9337 144 80652	Standard Marking * Bulk Pack, CECC	SOT109 (SO16)	Full production	order this -
	74HC109D-T	9337 144 80653	Standard Marking * Reel Pack, SMD, 13", CECC	SOT109 (SO16)	Full production	order this -

74HC109DB	74HC109DB	9351 863 40112	Standard Marking * Bulk Pack	SOT338-1 (SSOP16)	Full production	order this -
	74HC109DB-T	9351 863 40118	Standard Marking * Reel Pack, SMD, 13"	SOT338-1 (SSOP16)	Full production	order this -
74HC109N	74HC109N	9336 692 60652	Standard Marking * Bulk Pack, CECC	SOT38-1 (DIP16)	Full production	order this -
74HCT109D	74HCT109D	9337 149 60652	Standard Marking * Bulk Pack, CECC	SOT109 (SO16)	Full production	order this -
	74HCT109D-T	9337 149 60653	Standard Marking * Reel Pack, SMD, 13", CECC	SOT109 (SO16)	Full production	order this -
74HCT109DB	74HCT109DB	9351 863 20112	Standard Marking * Bulk Pack	SOT338-1 (SSOP16)	Full production	order this -
	74HCT109DB-T	9351 863 20118	Standard Marking * Reel Pack, SMD, 13"	SOT338-1 (SSOP16)	Full production	order this -
74HCT109N	74HCT109N	9336 698 90652	Standard Marking * Bulk Pack, CECC	SOT38-1 (DIP16)	Full production	order this -
74HCT109PW	74HCT109PW	9351 863 30112	Standard Marking * Bulk Pack	SOT403-1 (TSSOP16)	Full production	order this -
	74HCT109PW-T	9351 863 30118	Standard Marking * Reel Pack, SMD, 13"	SOT403-1 (TSSOP16)	Full production	order this -

Products in the above table are all in production. Some variants are discontinued; click here for information on these variants.

Similar products

Read 74HC/HCT109 links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

Support & tools

Read HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family Specifications(date 01-Mar-98)
Read HC/T User Guide(date 01-Nov-97)

Email/translate this product information

- Email this product information.
- Translate this product information page from English to:
  French Translate

The English language is the official language used at the semiconductors.philips.com website and webpages. All translations on this website are created through the use of Google Language Tools and are provided for convenience purposes only. No rights can be derived from any translation on this website.

About this Web Site