

## 650V GaN FET PQFN Series

Not recommended for new designs –see [TP65H150LSG](#)

### Description

The TPH3206L Series 650V, 150mΩ Gallium Nitride (GaN) FETs are normally-off devices. They combine state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

Transphorm GaN offers improved efficiency over silicon, through lower gate charge, lower crossover loss, and smaller reverse recovery charge.

### Related Literature


- [AN0009](#): Recommended External Circuitry for GaN FETs
- [AN0003](#): Printed Circuit Board Layout and Probing

### Product Series and Ordering Information

Part Number*	Package	Package Configuration
TPH3206LDGB**	8x8 PQFN	Drain
TPH3206LSB	8x8 PQFN	Source

\* Add “-TR” suffix for tape and reel; see page 14

\*\* LDGB package offers larger gate pad



### Features

- JEDEC qualified GaN technology
- Dynamic  $R_{DS(on)eff}$  production tested
- Robust design, defined by
  - Intrinsic lifetime tests
  - Wide gate safety margin
  - Transient over-voltage capability
- Very low  $Q_{RR}$
- Reduced crossover loss
- RoHS compliant and Halogen-free packaging

### Benefits


- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched circuits
- Easy to drive with commonly-used gate drivers

### Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

Key Specifications	
$V_{DSS}$ (V)	650
$V_{(TR)DSS}$ (V)	800
$R_{DS(on)eff}$ (mΩ) max*	180
$Q_{RR}$ (nC) typ	52
$Q_G$ (nC) typ	6.2

\* Dynamic on-resistance; see Figures 19 and 20



Cascode Schematic Symbol

Cascode Device Structure

# TPH3206L Series

## Absolute Maximum Ratings ( $T_c=25^\circ\text{C}$ unless otherwise stated.)

Symbol	Parameter	Limit Value	Unit	
$V_{DSS}$	Drain to source voltage ( $T_J = -55^\circ\text{C}$ to $150^\circ\text{C}$ )	650	V	
$V_{(TR)DSS}$	Transient drain to source voltage <sup>a</sup>	800		
$V_{GSS}$	Gate to source voltage	$\pm 18$		
$P_D$	Maximum power dissipation @ $T_c=25^\circ\text{C}$	81	W	
$I_D$	Continuous drain current @ $T_c=25^\circ\text{C}$ <sup>b</sup>	16	A	
	Continuous drain current @ $T_c=100^\circ\text{C}$ <sup>b</sup>	10	A	
$I_{DM}$	Pulsed drain current (pulse width: $10\mu\text{s}$ )	60	A	
$(di/dt)_{RDMC}$	Reverse diode $di/dt$ , repetitive <sup>c</sup>	1200	A/ $\mu\text{s}$	
$(di/dt)_{RDMT}$	Reverse diode $di/dt$ , transient <sup>d</sup>	2400	A/ $\mu\text{s}$	
$T_c$	Operating temperature	Case	$-55$ to $+150$	$^\circ\text{C}$
$T_J$		Junction	$-55$ to $+150$	$^\circ\text{C}$
$T_S$	Storage temperature	$-55$ to $+150$	$^\circ\text{C}$	
$T_{SOLD}$	Soldering peak temperature <sup>e</sup>	260	$^\circ\text{C}$	

Notes:

- In off-state, spike duty cycle  $D < 0.01$ , spike duration  $< 1\mu\text{s}$
- For increased stability at high current operation, see Circuit Implementation on page 3
- Continuous switching operation
- $\leq 300$  pulses per second for a total duration  $\leq 20$  minutes
- For 10 sec., 1.6mm from the case

## Thermal Resistance


Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Junction-to-case	1.55	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-ambient <sup>a</sup>	45	$^\circ\text{C}/\text{W}$

Notes:


- Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with  $6\text{cm}^2$  copper area and  $70\mu\text{m}$  thickness)

# TPH3206L Series

## Circuit Implementation



Simplified Half-bridge Schematic



Efficiency vs Output Power

Recommended gate drive: (0V, 8-10V) with  $R_{G(tot)} = 25\Omega$ , where  $R_{G(tot)} = R_G + R_{DRIVER}$

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber ( $R_{C_{DCL}}$ ) <sup>a</sup>	Recommended Switching Node RC Snubber ( $R_{C_{SN}}$ ) <sup>b, c</sup>
MMZ1608Q121BTA00	10nF + 8 $\Omega$	22pF + 15 $\Omega$

Notes:

- $R_{C_{DCL}}$  should be placed as close as possible to the drain pin
- A switching node RC snubber (C, R) is recommended for high switching currents (>70% of  $I_{RD_{MC1}}$  or  $I_{RD_{MC2}}$ ; see page 5 for  $I_{RD_{MC1}}$  and  $I_{RD_{MC2}}$ )
- $I_{RDM}$  values can be increased by increasing  $R_G$  and  $C_{SN}$

# TPH3206L Series

## Electrical Parameters (T<sub>J</sub>=25 °C unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
<b>Forward Device Characteristics</b>						
V <sub>(BL)DSS</sub>	Drain-source voltage	650	—	—	V	V <sub>GS</sub> =0V
V <sub>GS(th)</sub>	Gate threshold voltage	1.65	2.1	2.6	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =500μA
R <sub>DS(on)eff</sub>	Drain-source on-resistance <sup>a</sup>	—	150	180	mΩ	V <sub>GS</sub> =8V, I <sub>D</sub> =10A
		—	340	—		V <sub>GS</sub> =8V, I <sub>D</sub> =10A, T <sub>J</sub> =150 °C
I <sub>DSS</sub>	Drain-to-source leakage current	—	2.5	30	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V
		—	8	—		V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =150 °C
I <sub>GSS</sub>	Gate-to-source forward leakage current	—	—	100	nA	V <sub>GS</sub> =18V
	Gate-to-source reverse leakage current	—	—	-100		V <sub>GS</sub> =-18V
C <sub>ISS</sub>	Input capacitance	—	720	—	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =480V, f=1MHz
C <sub>OSS</sub>	Output capacitance	—	46	—		
C <sub>RSS</sub>	Reverse transfer capacitance	—	5.5	—		
C <sub>O(er)</sub>	Output capacitance, energy related <sup>b</sup>	—	65	—	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 480V
C <sub>O(tr)</sub>	Output capacitance, time related <sup>c</sup>	—	106	—		
Q <sub>G</sub>	Total gate charge	—	6.2	—	nC	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V to 4.5V, I <sub>D</sub> =10A
Q <sub>GS</sub>	Gate-source charge	—	2.1	—		
Q <sub>GD</sub>	Gate-drain charge	—	2.2	—		
Q <sub>OSS</sub>	Output charge	—	44.4	—	nC	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V
t <sub>D(on)</sub>	Turn-on delay	—	6	—	ns	V <sub>DS</sub> =480V, V <sub>GS</sub> =0V to 10V, I <sub>D</sub> =10A, R <sub>G</sub> =22Ω
t <sub>R</sub>	Rise time	—	4.5	—		
t <sub>D(off)</sub>	Turn-off delay	—	9.7	—		
t <sub>F</sub>	Fall time	—	4	—		

Notes:

- Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions
- Equivalent capacitance to give same stored energy as V<sub>DS</sub> rises from 0V to 400V
- Equivalent capacitance to give same charging time as V<sub>DS</sub> rises from 0V to 400V

# TPH3206L Series

## Electrical Parameters (T<sub>J</sub>=25 °C unless otherwise stated)


Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
<b>Reverse Device Characteristics</b>						
I <sub>S</sub>	Reverse current	—	—	10	A	V <sub>GS</sub> =0V, T <sub>C</sub> =100 °C, ≤25% duty cycle
V <sub>SD</sub>	Reverse voltage <sup>a</sup>	—	2.4	—	V	V <sub>GS</sub> =0V, I <sub>S</sub> =10A
		—	3.7	—		V <sub>GS</sub> =0V, I <sub>S</sub> =10A, T <sub>J</sub> =150 °C
		—	1.7	—		V <sub>GS</sub> =0V, I <sub>S</sub> =5A
t <sub>RR</sub>	Reverse recovery time	—	17	—	ns	I <sub>S</sub> =11A, V <sub>DD</sub> =400V, di/dt=2000A/μs
Q <sub>RR</sub>	Reverse recovery charge	—	52	—	nC	
(di/dt) <sub>RDMC</sub>	Reverse diode di/dt, repetitive <sup>b</sup>	—	—	1200	A/μs	
I <sub>RDMC1</sub>	Reverse diode switching current, repetitive (dc) <sup>c, e</sup>	—	—	11	A	Circuit implementation and parameters on page 3
I <sub>RDMC2</sub>	Reverse diode switching current, repetitive (ac) <sup>c, e</sup>	—	—	14	A	Circuit implementation and parameters on page 3
(di/dt) <sub>RDMT</sub>	Reverse diode di/dt, transient <sup>d</sup>	—	—	2400	A/μs	
I <sub>RDMT</sub>	Reverse diode switching current, transient <sup>d, e</sup>	—	—	18	A	Circuit implementation and parameters on page 3

Notes:


- Includes dynamic R<sub>DS(on)</sub> effect
- Continuous switching operation
- Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency
- ≤300 pulses per second for a total duration ≤20 minutes
- I<sub>RDM</sub> values can be increased by increasing R<sub>G</sub> and C<sub>SN</sub> on page 3

# TPH3206L Series


Typical Characteristics ( $T_C=25^\circ\text{C}$  unless otherwise stated)




**Figure 1. Typical Output Characteristics  $T_J=25^\circ\text{C}$**   
Parameter:  $V_{GS}$



**Figure 2. Typical Output Characteristics  $T_J=150^\circ\text{C}$**   
Parameter:  $V_{GS}$



**Figure 3. Typical Transfer Characteristics**  
 $V_{DS}=10\text{V}$ , parameter:  $T_J$



**Figure 4. Normalized On-resistance**  
 $I_D=10\text{A}$ ,  $V_{GS}=8\text{V}$

# TPH3206L Series

Typical Characteristics ( $T_C=25^\circ\text{C}$  unless otherwise stated)




Figure 5. Typical Capacitance

$V_{GS}=0V$ ,  $f=1\text{MHz}$




Figure 6. Typical  $C_{oss}$  Stored Energy




Figure 7. Typical  $Q_{oss}$





Figure 8. Typical Gate Charge


$I_{DS}=10A$ ,  $V_{DS}=400V$

# TPH3206L Series


Typical Characteristics ( $T_C=25^\circ\text{C}$  unless otherwise stated)




**Figure 9. Forward Characteristics of Rev. Diode**  
 $I_s=f(V_{SD})$ , Parameter  $T_J$



**Figure 10. Current Derating**  
 Pulse width = 100 $\mu\text{s}$



**Figure 11. Safe Operating Area  $T_C=25^\circ\text{C}$**   
 (calculated based on thermal limit)



**Figure 12. Safe Operating Area  $T_C=80^\circ\text{C}$**   
 (calculated based on thermal limit)



# TPH3206L Series

Typical Characteristics ( $T_C=25^\circ\text{C}$  unless otherwise stated)




Figure 13. Transient Thermal Resistance






Figure 14. Power Dissipation

# TPH3206L Series


## Test Circuits and Waveforms




**Figure 15. Switching Time Test Circuit**  
(see circuit implementation on page 3 for methods to ensure clean switching)




**Figure 16. Switching Time Waveform**




**Figure 17. Diode Characteristics Test Circuit**



**Figure 18. Diode Recovery Waveform**



**Figure 19. Dynamic  $R_{DS(on)eff}$  Test Circuit**



**Figure 20. Dynamic  $R_{DS(on)eff}$  Waveform**

# TPH3206L Series

## Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note [Printed Circuit Board Layout and Probing for GaN Power Switches](#). The table below provides some practical rules that should be followed during the evaluation.

### When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See <a href="#">AN0003</a> : Printed Circuit Board Layout and Probing	

## GaN Design Resources


The complete technical library of GaN design tools can be found at [transphormusa.com/design](https://transphormusa.com/design):

- Reference designs
- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations


# TPH3206L Series

## Mechanical

## 8x8 PQFN (LSB) Package




# TPH3206L Series



# TPH3206L Series


## PQFN Tape and Reel Information

### Product Orientation



- Leader empty pockets: 400mm/15.75" min
- Trailer empty pickets: 160mm/6.3" min
- Quantity per reel: 500 pcs

### Carrier Tape Dimension



$A_o = 0.40$   
 $B_o = 0.40$   
 $K_o = 2.40$

- NOTES:
1. TO SPROCKET HOLE PITCH CUMULATIVE TOLERANCE  $\pm 0.2$
  2. CAMBER IN COMPLIANCE WITH EIA 481
  3. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE

# TPH3206L Series

## Revision History

Version	Date	Change(s)
0	12/12/2016	Release L series datasheet; B versions integrate bleed resistor
1	4/19/2017	<b>Updated</b> ordering information
2	11/7/2017	<b>Updated</b> Figures 11 & 12 (pg 7), effective on-resistance symbol to $R_{DS(on)eff}$ to adhere to new JEDEC standards; <b>Added</b> switching current values (pg 2), Circuit Implementation (pg 3), $Q_{oss}$ value (pg 4), Figures 7 & 8 (pg 6)
3	2/16/2018	<b>Updated</b> $R_{\theta JA}$
4	3/27/2018	<b>Removed</b> TPH3206LDB
5	5/17/2018	<b>Discontinued</b>
6	2/14/2019	Marked NRND-see TP65H150LSG