

FEATURES

Complete sampling 16-bit ADC with reference and clock

50 kHz throughput

$\pm 1/2$ LSB nonlinearity

Low noise SHA: 300 μ V p-p

32-lead hermetic DIP

Parallel output

Low power: 900 μ W

APPLICATIONS

Medical and analytical instrumentation

Signal processing

Data acquisition systems

Professional audio

Automatic test equipment (ATE)

Telecommunications

GENERAL DESCRIPTION

The AD1380 is a complete, low cost 16-bit analog-to-digital converter, including internal reference, clock and sample/hold amplifier. Internal thin-film-on-silicon scaling resistors allow analog input ranges of ± 2.5 V, ± 5 V, ± 10 V, 0 V to +5 V and 0 V to +10 V.

Important performance characteristics of the AD1380 include maximum linearity error of $\pm 0.003\%$ of FSR (AD1380KD) and maximum 16-bit conversion time of 14 μ s. Transfer characteristics of the AD1380 (gain, offset and linearity) are specified for the combined ADC/sample-and-hold amplifier (SHA), so total performance is guaranteed as a system. The AD1380 provides data in parallel with corresponding clock and status outputs. All digital inputs and outputs are TTL or 5 V CMOS-compatible.

The serial output function is no longer available after date code 0120.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Rev. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Specifications.....	3	Digital Output Data	8
Absolute Maximum Ratings.....	5	Input Scaling	8
ESD Caution.....	5	Calibration (14-Bit Resolution Examples).....	9
Theory of Operation	6	Grounding, Decoupling and Layout Considerations.....	9
Description of Operation	7	Applications.....	11
Gain Adjustment	7	Outline Dimensions	12
Zero Offset Adjustment.....	7	Ordering Guide	12
Timing.....	7		

REVISION HISTORY

6/05—Rev. C to Rev. D

Updated Format	Universal
Updated Outline Dimensions	12

5/03—Rev. B to Rev. C

Removed serial output function and updated format	Universal
Change to Product Description	1
Change to Functional Block Diagram	1
Change to Figure 5	4
Deleted Text from Digital Output Data section	5
Deleted Figure 7 and Renumbered Remainder of Figures.....	5
Updated Outline Dimensions	8

OBSOLETE

SPECIFICATIONS

Typical at $T_A = 25^\circ\text{C}$, $V_S = 15\text{ V}$, 5 V , combined sample-and-hold ADC, unless otherwise noted.

Table 1.

Model	AD1380JD			AD1380KD			Unit
	Min	Typ	Max	Min	Typ	Max	
RESOLUTION		16			16		Bits
ANALOG INPUTS							
Bipolar		± 2.5			± 2.5		V
		± 5			± 5		V
		± 10			± 10		V
Unipolar		0 to 5			0 to 5		V
		0 to 10			0 to 10		V
DIGITAL INPUTS ¹							
Convert Command	TTL-compatible, trailing edge of positive 50 ns (min) pulse						
Logic Loading		1			1		LSTTL Loads
TRANSFER CHARACTERISTICS ² (COMBINED ADC/SHA)							
Gain Error		$\pm 0.05^3$	± 0.1		$\pm 0.05^3$	± 0.1	% FSR ⁴
Unipolar Offset Error		$\pm 0.02^3$	± 0.05		$\pm 0.02^3$	± 0.05	% FSR
Bipolar Zero Error		$\pm 0.02^3$	± 0.05		$\pm 0.02^3$	± 0.05	% FSR
Linearity Error		± 0.006			± 0.003		% FSR
Differential Linearity Error		± 0.003			± 0.003		% FSR
Noise							
10 V Unipolar		85			85		$\mu\text{V rms}$
20 V Bipolar		115			115		$\mu\text{V rms}$
THROUGHPUT							
Conversion Time			14			14	μs
Acquisition Time (20 V Step)			6			6	μs
SAMPLE AND HOLD							
Input Resistance		4			4		k Ω
Small Signal Bandwidth		900			900		kHz
Aperture Time		50			50		ns
Aperture Jitter		100			100		ps rms
Droop Rate		50			50		$\mu\text{V/ms}$
T_{MIN} to T_{MAX}		1			1		mV/ms
Feedthrough		-80			-80		dB
DRIFT (ADC AND SHA) ⁵							
Gain			± 20			± 20	ppm/ $^\circ\text{C}$
Unipolar Offset		± 2	± 5		± 2	± 5	ppm/ $^\circ\text{C}$
Bipolar Zero		± 2	± 5		± 2	± 5	ppm/ $^\circ\text{C}$
No Missing Codes (Guaranteed)		0 to +70 (13 Bits)			0 to +70 (14 Bits)		$^\circ\text{C}$
DIGITAL OUTPUTS (TTL-COMPATIBLE)							
All Codes Complementary		5			5		LSTTL Loads
Clock Frequency		1.1			1.1		MHz
POWER SUPPLY REQUIREMENTS							
Analog Supplies	+14.5	+15	+15.5	+14.5	+15	+15.5	V
	-14.5	-15	-15.5	-14.5	-15	-15.5	V
Digital Supply	+4.75	+5	+5.25	+4.75	+5	+5.25	V
+15 V Supply Current		25			25		mA
-15 V Supply Current		30			30		mA
+5 V Supply Current		15			15		mA
Power Dissipation		900			900		mW

AD1380

Model	AD1380JD			AD1380KD			Unit
	Min	Typ	Max	Min	Typ	Max	
TEMPERATURE RANGE							
Specified		0 to 70			0 to 70		°C
Operating		-25 to +85			-25 to +85		°C

¹ Logic 0 = 0.8 V max; Logic 1 = 2.0 V min for inputs. Logic 0 = 0.4 V max; Logic 1 = 2.4 V min for digital outputs.

² Tested on ± 10 V and 0 V to +10 V ranges.

³ Adjustable to zero.

⁴ Full-scale range.

⁵ Guaranteed but not 100% production tested.

OBSOLETE

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	$\pm 18\text{ V}$
Logic Supply Voltage	$+7\text{ V}$
Analog Ground to Digital Ground	$\pm 0.3\text{ V}$
Analog Inputs (Pin 6, Pin 7, Pin 31)	$\pm V_s$
Digital Input	$-0.3\text{ V to } V_{DD} + 0.3\text{ V}$
Output Short-Circuit Duration to Ground	
Sample/Hold	Indefinite
Data	1 sec for any one output
Junction Temperature	175°C
Storage Temperature	$-65^\circ\text{C to } +150^\circ\text{C}$
Lead Temperature (Soldering, 10 sec)	300°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



THEORY OF OPERATION

A 16-bit ADC partitions the range of analog inputs into 2^{16} discrete ranges or quanta. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of $\pm 1/2$ LSB associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors associated with ADCs are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error, and power supply rejection. The matching and tracking errors in the converter have been minimized by the use of monolithic DACs that include the scaling network.

The initial gain and offset errors are specified at $\pm 0.1\%$ FSR for gain and $\pm 0.05\%$ FSR for offset. These errors may be trimmed to zero by the use of external trim circuits as shown in Figure 3 and Figure 4. Linearity error is defined for unipolar ranges as the deviation from a true straight line transfer characteristic from a zero voltage analog input, which calls for a zero digital output, to a point that is defined as full scale. The linearity error is based on the DAC resistor ratios. It is unadjustable and is the most meaningful indication of ADC accuracy. Differential nonlinearity is a measure of the deviation in the staircase step width between codes from the ideal least significant bit step size (Figure 2).

Monotonic behavior requires that the differential linearity error be less than 1 LSB. However, a monotonic converter can have missing codes. The AD1380 is specified as having no missing codes over temperature ranges noted in the Specifications section.

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer

characteristic left or right on the diagram over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero for unipolar ranges or the minus full-scale point for bipolar ranges. The worst-case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as

$$RSS = \sqrt{\epsilon_G^2 + \epsilon_O^2 + \epsilon_L^2}$$

where:

ϵ_G = gain drift error (ppm/°C).

ϵ_O = offset drift error (ppm of FSR/°C).

ϵ_L = linearity error (ppm of FSR/°C).




Figure 2. Transfer Characteristics for an Ideal Bipolar ADC

DESCRIPTION OF OPERATION

On receipt of a CONVERT START command, the AD1380 converts the voltage at its analog input into an equivalent 16-bit binary number. This conversion is accomplished as follows: the 16-bit successive-approximation register (SAR) has its 16-bit outputs connected to both the device bit output pins and the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

GAIN ADJUSTMENT

The gain adjustment circuit consists of a 100 ppm/°C potentiometer connected across ±V_s with its slider connected through a 300 kΩ resistor to Pin 3 (GAIN ADJ) as shown in Figure 3.

If no external trim adjustment is desired, Pin 5 (COMPARATOR IN) and Pin 3 may be left open.




Figure 3. Gain Adjustment Circuit (±0.2% FSR)

ZERO OFFSET ADJUSTMENT

The zero offset adjustment circuit consists of a 100 ppm/°C potentiometer connected across ±V_s with its slider connected through a 1.8 MΩ resistor to Pin 5 for all ranges. As shown in Figure 4, the tolerance of this fixed resistor is not critical; a carbon composition type is generally adequate. Using a carbon composition resistor having a -1200 ppm/°C temperature coefficient contributes a worst-case offset temperature coefficient of 32 LSB₁₄ × 61 ppm/LSB₁₄ × 1200 ppm/°C = 2.3 ppm/°C of FSR, if the offset adjustment potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than ±16 LSB₁₄, use of a carbon composition offset summing resistor typically contributes no more than 1 ppm/°C of FSR offset temperature coefficient.




Figure 4. Zero Offset Adjustment Circuit (±0.3% FSR)

An alternate offset adjustment circuit, which contributes a negligible offset temperature coefficient if metal film resistors (temperature coefficient <100 ppm/°C) are used, is shown in Figure 5.





Figure 5. Low Temperature Coefficient Zero Adjustment Circuit

In either adjustment circuit, the fixed resistor connected to Pin 5 should be located close to this pin to keep the pin connection runs short. Pin 5 is quite sensitive to external noise pickup and should be guarded by ANALOG COMMON.

TIMING

The timing diagram is shown in Figure 6. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 17 cycles. All the SAR parallel bits, STATUS flip-flops and the gated clock inhibit signal are initialized on the trailing edge of the CONVERT START signal. At time t₀, B₁ is reset and B₂ to B₁₆ are set unconditionally. At t₁, the Bit 1 decision is made (keep) and Bit 2 is reset unconditionally. This sequence continues until the Bit 16 (LSB) decision (keep) is made at t₁₆. The STATUS flag is reset, indicating that the conversion is complete and the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the low Logic 0 state. Note that the clock remains low until the next conversion.

Corresponding parallel data bits become valid on the same positive-going clock edge.



- NOTES:
1. THE CONVERT START PULSEWIDTH IS 50ns MIN AND MUST REMAIN LOW DURING A CONVERSION. THE CONVERSION IS INITIATED BY THE TRAILING EDGE OF THE CONVERT COMMAND.
 2. t_{CONV} = 14µs (MAX), t_{ACQ} = 6µs (MAX).
 3. MSB DECISION.
 4. CLOCK REMAINS LOW AFTER LAST BIT DECISION.

Figure 6. Timing Diagram (Binary Code 011001110111010)

AD1380

DIGITAL OUTPUT DATA

Parallel data from TTL storage registers is in negative true form (Logic 1 = 0 V and Logic 0 = 2.4 V). Parallel data output coding is complementary binary for unipolar ranges and complementary offset binary for bipolar ranges. Parallel data becomes valid at least 20 ns before the STATUS flag returns to Logic 0, permitting parallel data transfer to be clocked on the 1 to 0 transition of the STATUS flag (see Figure 7). Parallel data output changes state on positive going clock edges.




Figure 7. LSB Valid to Status Low

INPUT SCALING

The AD1380 inputs should be scaled as close to the maximum input signal range as possible to use the maximum signal resolution of the ADC. Connect the input signal as shown in Table 3. See Figure 8 for circuit details.




Figure 8. Input Scaling Circuit

Table 3. Input Scaling Connections

Input Signal Line	Output Code	Connect Pin 4 to	Connect Pin 7 to	Connect Input Signal to	Connect Pin 32 to
±10 V	COB	Pin 5 ¹	Pin 32	Pin 31	Pin 7
±5 V	COB	Pin 5 ¹	Open	Pin 31	Pin 6
±2.5 V	COB	Pin 5 ¹	Pin 5 ¹	Pin 31	Pin 6
0 V to +5 V	CSB	Open	Pin 5 ¹	Pin 31	Pin 6
0 V to +10 V	CSB	Open	Open	Pin 31	Pin 6

¹ Pin 5 is extremely sensitive to noise and should be guarded by ANALOG COMMON.

Table 4. Transition Values vs. Calibration Codes

Output Code	Range	±10 V	±5 V	±2.5 V	0 V to +10 V	0 V to +5 V
MSB	LSB ¹					
000...000 ²	+Full Scale	+10 V -3/2 LSB	+5 V -3/2 LSB	+2.5 V -3/2 LSB	+10 V -3/2 LSB	+5 V -3/2 LSB
011...111	Midscale	0 V -1/2 LSB	0 V -1/2 LSB	0 V -1/2 LSB	+5 V -1/2 LSB	+2.5 V -1/2 LSB
111...110	-Full Scale	-10 V +1/2 LSB	-5 V +1/2 LSB	-2.5 V +1/2 LSB	0 V +1/2 LSB	0 V +1/2 LSB

¹ For LSB value for range and resolution used, see Table 5.

² Voltages given are the nominal value for transition to the code specified.

Table 5. Input Voltage Range and LSB Values

Analog Input Voltage Range		±10 V	±5 V	±2.5 V	0 V to +10 V	0 V to +5 V
Code Designation		COB ¹ or CTC ²	COB ¹ or CTC ²	COB ¹ or CTC ²	CSB ³	CSB ³
One Least Significant Bit (LSB)	$\frac{FSR}{2^n}$	$\frac{20 V}{2^n}$	$\frac{10 V}{2^n}$	$\frac{5 V}{2^n}$	$\frac{10 V}{2^n}$	$\frac{5 V}{2^n}$
	n = 8	78.13 mV	39.06 mV	19.53 mV	39.06 mV	19.53 mV
	n = 10	19.53 mV	9.77 mV	4.88 mV	9.77 mV	4.88 mV
	n = 12	4.88 mV	2.44 mV	1.22 mV	2.44 mV	1.22 mV
	n = 13	2.44 mV	1.22 mV	0.61 mV	1.22 mV	0.61 mV
	n = 14	1.22 mV	0.61 mV	0.31 mV	0.61 mV	0.31 mV
	n = 15	0.61 mV	0.31 mV	0.15 mV	0.31 mV	0.15 mV

¹ COB = complementary offset binary.

² CTC = complementary twos complement—achieved by using an inverter to complement the most significant bit to produce \overline{MSB} .

³ CSB = complementary straight binary.

CALIBRATION (14-BIT RESOLUTION EXAMPLES)

External zero adjustment and gain adjustment potentiometers, connected as shown in Figure 3 and Figure 4, are used for device calibration. To prevent interaction of these two adjustments, zero is always adjusted first and then gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and minus full scale for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 V to +10 V Range

Set analog input to $+1 \text{ LSB}_{14} = 0.00061 \text{ V}$; adjust zero for digital output = 1111111111110. Zero is now calibrated. Set analog input to $+\text{FSR} - 2 \text{ LSB} = +9.99878 \text{ V}$; adjust gain for 0000000000001 digital output code; full scale (gain) is now calibrated. Half-scale calibration check: set analog input to 5.00000 V ; digital output code should be 0111111111111.

-10 V to +10 V Range

Set analog input to -9.99878 V ; adjust zero for 111111111110 digital output (complementary offset binary) code. Set analog input to 9.99756 V ; adjust gain for 0000000000001 digital output (complementary offset binary) code. Half-scale calibration check: set analog input to 0.00000 V ; digital output (complementary offset binary) code should be 0111111111111.

Other Ranges

Representative digital coding for 0 V to +10 V and -10 V to +10 V ranges is given in the 0 V to +10 V Range section and -10 V to +10 V Range section. Coding relationships and calibration points for 0 V to +5 V, -2.5 V to +2.5 V and -5 V to +5 V ranges can be found by halving proportionally the corresponding code equivalents listed for the 0 V to +10 V and -10 V to +10 V ranges, respectively, as indicated in Table 4.

Zero and full-scale calibration can be accomplished to a precision of approximately $\pm 1/2 \text{ LSB}$ using the static adjustment procedure described above. By summing a small sine or triangular wave voltage with the signal applied to the analog

input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in *Analog-Digital Conversion Handbook*, edited by D. H. Sheingold, Prentice-Hall, Inc., 1986.

GROUNDING, DECOUPLING AND LAYOUT CONSIDERATIONS

Many data acquisition components have two or more ground pins that are not connected together within the device. These grounds are usually referred to as the DIGITAL COMMON (logic power return), ANALOG COMMON (analog power return), or analog signal ground. These grounds (Pin 8 and Pin 30) must be tied together at one point as close as possible to the converter. Ideally, a single solid analog ground plane under the converter would be desirable. Current flows through the wires and etch stripes on the circuit cards and, since these paths have resistance and inductance, hundreds of millivolts can be generated between the system analog ground point and the ground pins of the AD1380. Separate wide conductor stripe ground returns should be provided for high resolution converters to minimize noise and IR losses from the current flow in the path from the converter to the system ground point. In this way, AD1380 supply currents and other digital logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD1380 supply terminals should be capacitively decoupled as close to the AD1380 as possible. A large value (such as $1 \mu\text{F}$) capacitor in parallel with a $0.1 \mu\text{F}$ capacitor is usually sufficient. Analog supplies are to be bypassed to the ANALOG COMMON (analog power return) Pin 30 and the logic supply is bypassed to DIGITAL COMMON (logic power return) Pin 8.

The metal cover is internally grounded with respect to the power supplies, grounds and electrical signals. Do not externally ground the cover.

APPLICATIONS

High performance sampling analog-to-digital converters like the AD1380 require dynamic characterization to ensure that they meet or exceed their desired performance parameters for signal processing applications. Key dynamic parameters include signal-to-noise ratio (SNR) and total harmonic distortion (THD), which are characterized using Fast Fourier Transform (FFT) analysis techniques.

The results of that characterization are shown in Figure 11. In the test, a 13.2 kHz sine wave is applied as the analog input (f_0) at a level of 10 dB below full scale; the AD1380 is operated at a word rate of 50 kHz (its maximum sampling frequency). The results of a 1024-point FFT demonstrate the exceptional performance of the converter, particularly in terms of low noise and harmonic distortion.

In Figure 11, the vertical scale is based on a full-scale input referenced as 0 dB. In this way, all (frequency) energy cells can be calculated with respect to full-scale rms inputs. The resulting signal-to-noise ratio is 83.2 dB, which corresponds to a noise floor of -93.2 dB. Total harmonic distortion is calculated by adding the rms energy of the first four harmonics and equals -97.5 dB.




Figure 11. FFT of 13.2 kHz Input Signal at -10 dB with a 50 kHz Sample Rate




Figure 12. FFT of 13.2 kHz Input Signal at -0.4 dB with a 50 kHz Sample Rate

Increasing the input signal amplitude to -0.4 dB of full scale causes THD to increase to -80.6 dB as shown in Figure 12.

At lower input frequencies, however, THD performance is improved. Figure 13 shows a full-scale (-0.3 dB) input signal at 1.41 kHz. THD is now -96.0 dB.




Figure 13. FFT of 1.4 kHz Input Signal at -0.3 dB with a 50 kHz Sample Rate

The ultimate noise floor can be seen with low level input signals of any frequency. In Figure 14, the noise floor is at -94 dB, as demonstrated with an input signal of 24 kHz at -39.8 dB.





Figure 14. FFT of 24 kHz Input Signal at -39.8 dB with a 50 kHz Sample Rate

OUTLINE DIMENSIONS



NOTES:

1. INDEX AREA IS INDICATED BY A NOTCH OR LEAD ONE IDENTIFICATION MARK LOCATED ADJACENT TO LEAD ONE.
2. CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 15. 32-Lead Bottom-Brazed Ceramic DIP for Hybrid [BBDIP_H] (DH-32E)

Dimensions shown in inches and (millimeters)

ORDERING GUIDE

Model	Max Linearity Error	Temperature Range	Package Option
AD1380JD	0.006% FSR	0°C to 70°C	Ceramic (DH-32E)
AD1380KD	0.003% FSR	0°C to 70°C	Ceramic (DH-32E)