#### **Data Sheet**



# HDSP-210x/-211x/-250x Series Eight-Character 5-mm and 7-mm Smart Alphanumeric Displays



#### **Overview**

The HDSP-210x/-211x/-250x series of products is ideal for applications where displaying eight or more characters of dot matrix information in an aesthetically pleasing manner is required. These devices are 8-digit, 5×7 dot matrix, alphanumeric displays and are all packaged in a standard 15.24-mm (0.6-inch) 28-pin DIP.

The onboard CMOS IC has the ability to decode 128 ASCII characters, which are permanently stored in ROM. In addition, 16 programmable symbols may be stored in onboard ROM, allowing considerable flexibility for displaying additional symbols and icons. Seven brightness levels provide versatility in adjusting the display intensity and power consumption.

HDSP-210x/211x/-250x products are designed for standard microprocessor interface techniques. The display and special features are accessed through a bidirectional 8-bit data bus.

#### **Features**

- X stackable (HDSP-21xx)
- XY stackable (HDSP-250x)
- 128-character ASCII decoder
- Programmable functions
- 16 user-definable characters
- Multilevel dimming and blanking
- TTL compatible CMOS IC
- Wave solderable

#### **Applications**


- Computer peripherals
- Industrial instrumentation
- Medical equipment
- Portable data entry devices
- Cellular phones
- Telecommunications equipment
- Test equipment

#### **Device Selection Guide**

	AlinGaP	High Efficiency							
Font Height	Deep Red	Red	Orange	Yellow	Green				
0.2 inches	HDSP-2107	HDSP-2112	HDSP-2110	HDSP-2111	HDSP-2113				
0.27 inches	HDSP-2504	HDSP-2502	HDSP-2500	HDSP-2501	HDSP-2503				


# **Package Dimensions**


Figure 1: HDSP-21XX Package Dimensions



#### Pin Function Assignment Table

Pin No.	Function	Pin No.	Function
1	RST	15	GND (Supply)
2	FL	16	GND (Logic)
3	A <sub>0</sub>	17	CE
4	A <sub>1</sub>	18	RD
5	A <sub>2</sub>	19	D <sub>0</sub>
6	A3	20	D <sub>1</sub>
7	Do Not Connect	21	No Pin
8	Do Not Connect	22	No Pin
9	Do Not Connect	23	D <sub>2</sub>
10	A4	24	D3
11	CLS	25	D <sub>4</sub>
12	CLK	26	D <sub>5</sub>
13	WR	27	D <sub>6</sub>
14	$V_{DD}$	28	D <sub>7</sub>






#### NOTES:


- 1. Dimensions are all in mm (inches).
- 2. Unless otherwise specified, tolerance on all dimensions is ±0.25 mm (0.010 inches).
- 3. For yellow and green devices only.


Figure 2: HDSP-250X Package Dimensions



Pin Function Assignment Table

Pin No.	Function	Pin No.	Function
1	RST	15	GND (Supply)
2	FL	16	GND (Logic)
3	A <sub>0</sub>	17	CE
4	A <sub>1</sub>	18	RD
5	A <sub>2</sub>	19	D <sub>0</sub>
6	A3	20	D <sub>1</sub>
7	Do Not Connect	21	No Pin
8	Do Not Connect	22	No Pin
9	Do Not Connect	23	D <sub>2</sub>
10	A <sub>4</sub>	24	D <sub>3</sub>
11	CLS	25	D <sub>4</sub>
12	CLK	26	D <sub>5</sub>
13	WR	27	D <sub>6</sub>
14	$V_{DD}$	28	D <sub>7</sub>





#### NOTES:

- 1. Dimensions are all in mm (inches).
- 2. Unless otherwise specified, tolerance on all dimensions is ±0.25 mm (0.010 inches).
- 3. For yellow and green devices only.

# **Absolute Maximum Ratings**

Characteristic	Definition
Supply Voltage, V <sub>DD</sub> to Ground <sup>a</sup>	-0.3V to 7.0V
Operating Voltage, V <sub>DD</sub> to Ground <sup>b</sup>	5.5V
Input Voltage, Any Pin to Ground	-0.3V to V <sub>DD</sub> +0.3V
Free Air Operating Temperature Range, T <sub>A</sub> <sup>c</sup>	-45°C to +85°C
Storage Temperature Range, T <sub>S</sub>	-55°C to +100°C
Relative Humidity (non-condensing)	85%
Soldering Temperature (1.59 mm [0.063 in.] below body)	
Solder Dipping	260°C for 5 sec.
Wave Soldering	250°C for 3 sec.
ESD Protection at 1.5 kΩ, 100 pF	VZ = 4 kV (each pin)

- a. Maximum voltage is with no LEDs illuminated.
- b. Twenty dots in all locations at full brightness.
- c. Maximum supply voltage is 5.25V for operation above 70°C.

WARNING! Standard CMOS handling precautions should be observed to avoid static discharge.

#### **ASCII Character Set**

D7 — D6 — D5		<b>*</b>	0 0	0	0	) 1	0	1 0	0	1 1	0 1 0	0	0 1	) 1	0	1 0	0 1 1	1	1 X X X
BITS	D3 D2 D1 D0	COLUMN ROW	0	)	1		;	2	;	3	4		į	5	6	3	7		8–F
Ì	0000	0																	16
	0001	1																	U S E R
	0010	2																	
	0011	3					00000												D E F I
	0100	4																	N E D
	0101	5													l				C H
	0110	6																	A R A
	0111	7						HHHHH											A C T E R S
	1000	8																	S
	1001	9					l												
	1010	А																	
	1011	В															00=00		
	1100	С						i				<b>=</b>							
	1101	D																	
	1110	E																	
	1111	F																	

# **Recommended Operating Conditions**

Parameter	Symbol	Minimum	Nominal	Maximum	Unit
Supply Voltage	$V_{DD}$	4.5	5.0	5.5	V

#### **Electrical Characteristics**

Over operating temperature range  $-45^{\circ}$ C to  $+85^{\circ}$ C. 4.5V <  $V_{DD}$  < 5.5V, unless otherwise specified.

		T <sub>A</sub> =	25°C	-45°C < T	A < + 85°C		
		V <sub>DD</sub>	= 5.0	4.5V < V <sub>DD</sub> < 5.5V			
Parameter	Symbol	Тур.	Max.	Min.	Max.	Unit	Test Conditions
Input Leakage (Input without pull up)	I <sub>IH</sub> I <sub>IL</sub>	_	_	_	1.0 -1.0	μΑ	$V_{IN}$ = 0 to $V_{DD}$ , pins CLK, $D_0$ –D, $A_0$ – $A_4$
Input Current (Input with pull up)	I <sub>IPL</sub>	-11	-18	_	-30	μΑ	$\frac{V_{IN}}{WR} = 0 \text{ to } V_{DD}, \text{ pins CLS, } \overline{RST},$ $\overline{WR}, \overline{RD}, \overline{CE}, \overline{FL}$
IDD Blank	I <sub>DD</sub> (BLK)	0.5	3.0	_	4.0	mA	$V_{IN} = V_{DD}$
IDD 8 digits, 12 dots/character <sup>a,b</sup>	I <sub>DD</sub> (V)	200	255	_	330	mA	V on in all eight locations
IDD 8 digits, 20 dots/character <sup>a,b,c,d</sup>	I <sub>DD</sub> (#)	300	370	_	430	mA	# on in all locations
Input Voltage High	V <sub>IH</sub>	_	_	2.0	V <sub>DD</sub> + 0.3V	V	
Input Voltage Low	V <sub>IL</sub>	_	_	GND - 0.3V	0.8	V	
Output Voltage High	V <sub>OH</sub>		_	2.4	_	V	$V_{DD} = 4.5V$ , $I_{OH} = -40 \mu A$
Output Voltage Low D <sub>0</sub> –D <sub>7</sub>	V <sub>OL</sub>	_	_	_	0.4	V	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 1.6 mA
Output Voltage Low CLK	V <sub>OL</sub>	_	_	_	0.4	V	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 40 μA
High Level Output Current	I <sub>OH</sub>	_	_	_	-60	mA	V <sub>DD</sub> = 5.0V
Low Level Output Current	I <sub>OL</sub>	_	_	_	50	mA	V <sub>DD</sub> = 5.0V
Thermal Resistance IC Junction-to-Case	Rθ <sub>J-C</sub>	15	_	_	_	°C/W	

a. Average  $I_{DD}$  measured at full brightness. See Current Requirements at Different Brightness Levels ( $V_{DD}$  = 5.0V) for  $I_{DD}$  at lower brightness levels. Peak  $I_{DD}$  = 28/15 ×  $I_{DD}$ (#).

# **Optical Characteristics**

Values at  $25^{\circ}C^{1}$ .  $V_{DD} = 5.0V$  at full brightness.

			s Intensity r Average (#)	Peak Wavelength	Dominant Wavelength	
Description	Part Number	Min.	Тур.	λ <sub>Peak</sub> (nm)	λ <sub>d</sub> (nm)	
Deep Red	HDSP-2107, HDSP-2504	7.68	15.0	645	637	
HER	HDSP-2112, HDSP-2502	2.5	7.5	635	626	
Orange	HDSP-2110, HDSP-2500	2.5	7.5	600	602	
Yellow	HDSP-2111, HDSP-2501	2.5	7.5	583	585	
High Performance Green	HDSP-2113, HDSP-2503	2.5	7.5	568	574	

Refers to the initial case temperature of the device immediately prior to measurement.

b. Maximum I<sub>DD</sub> occurs at -55°C.

c. Maximum  $I_{DD}(\#)$  = 355 mA at  $V_{DD}$  = 5.25V and IC  $T_J$  = 150°C.

d. Maximum  $I_{DD}(\#)$  = 375 mA at  $V_{DD}$  = 5.5V and IC  $T_J$  = 150°C.

# **AC Timing Characteristics**

Values over temperature range -45°C to +85°C. 4.5V <  $V_{DD}$  < 5.5V, unless otherwise specified.

Reference Number	Symbol	Description	Min. <sup>a</sup>	Unit
1	t <sub>ACC</sub>	Display Access Time		ns
		Write	210	
		Read	230	
2	t <sub>ACS</sub>	Address Setup Time to Chip Enable	10	ns
3	t <sub>CE</sub>	Chip Enable Active Time <sup>b,c</sup>		ns
		Write	140	
		Read	160	
4	t <sub>ACH</sub>	Address Hold Time to Chip Enable	20	ns
5	t <sub>CER</sub>	Chip Enable Recovery Time	60	ns
6	t <sub>CES</sub>	Chip Enable Active Prior to Rising Edge of: b,c		ns
		Write	140	
		Read	160	
7	t <sub>CEH</sub>	Chip Enable Hold Time to Rising Edge of Read/Write Signal <sup>b,c</sup>	0	ns
8	t <sub>W</sub>	Write Active Time	100	ns
9	t <sub>WSU</sub>	Data Write Setup Time	50	ns
10	t <sub>WH</sub>	Data Write Hold Time	20	ns
11	t <sub>R</sub>	Chip Enable Active Prior to Valid Data	160	ns
12	t <sub>RD</sub>	Read Active Prior to Valid Data	75	ns
13	t <sub>DF</sub>	Read Data Float Delay	10	ns
N/A	t <sub>RC</sub>	Reset Active Time <sup>d</sup>	300	ns

- a. Worst-case values occur at an IC junction temperature of 150°C.
- b. For designers who do not need to read from the display, the Read line can be tied to V<sub>DD</sub> and the Write and Chip Enable lines can be tied together.
- c. Changing the logic levels of the Address lines when  $\overline{\text{CE}}$  = 0 may cause erroneous data to be entered into the Character RAM, regardless of the logic levels of the  $\overline{\text{WR}}$  and  $\overline{\text{RD}}$  lines.
- d. The display must not be accessed until after three clock pulses (110 µs min. using the internal refresh clock) after the rising edge of the reset line.


# **AC Timing Frequency Characteristics**

Values over temperature range -45°C to +85°C. 4.5V <  $V_{DD}$  < 5.5V, unless otherwise specified.

Symbol	Description	25°C (Typ.)	Min. <sup>a</sup>	Unit
F <sub>OSC</sub>	Oscillator Frequency	57	28	kHz
F <sub>RF</sub> <sup>b</sup>	Display Refresh Rate	256	128	Hz
F <sub>FL</sub> <sup>C</sup>	Character Flash Rate	2	1	Hz
t <sub>ST</sub> <sup>d</sup>	Self-Test Cycle Time	4.6	9.2	sec.


- a. Worst-case values occur at an IC junction temperature of 150°C.
- b.  $F_{RF} = F_{OSC}/224$ .
- c.  $F_{FL} = F_{OSC}/28,672$ .
- d.  $t_{ST} = 262,144/F_{OSC}$

Figure 3: Write Cycle Timing Diagram




Input Pulse Levels: 0.6V to 2.4V

Figure 4: Read Cycle Timing Diagram



Input Pulse Levels: 0.6V to 2.4V Output Reference Levels: 0.6V to 2.2V Ouput Loading = 1 TTL Load and 100 pF

Figure 5: Relative Luminous Intensity vs. Temperature



# **Electrical Description**

Pin Function	Description								
Reset (RST, pin 1)	Initializes the display.								
Flash (FL, pin 2)	FL low indicates an access to the Flash RAM and is unaffected by the state of address lines A <sub>3</sub> –A <sub>4</sub> .								
Address Inputs (A <sub>0</sub> –A <sub>4</sub> ,	Each location in memory has a distinct address. Address inputs (A <sub>0</sub> –A <sub>2</sub> ) select a specific location in the								
pins 3–6, 10)	Character RAM, the Flash RAM or a particular row in the UDC (User-Defined Character) RAM. A <sub>3</sub> –A <sub>4</sub> are								
	used to select which section of memory is accessed. The table below shows the logic levels needed to access each section of memory.								
	Logic Levels to Access Me	emory							
	Section of Memory	FL	<b>A4</b>	А3	A2, A1, A0				
	Flash RAM	0	Х	Х	Character Address				
	UDC Address Register	1	0	0	Don't Care				
	UDC RAM	1	0	1	Row Address				
	Control Word Register	1	1	0	Don't Care				
	Character RAM	1	1	1	Character Address				
Clock Select (CLS, pin 11)	Used to select either an in	ternal	(CLS =	1) or e	xternal (CLS = 0) clocl	k source.			
Clock Input/Output (CLK, pin 12)	Outputs the master clock	(CLS =	: 1) or ir	nputs a	clock (CLS = 0) for sla	ave displays.			
Write (WR, pin 13)	Data is written into the dis	play w	hen the	WR in	out is low and the CE i	input is low.			
Chip Enable (CE, pin 17)	Must be at a logic low to recycle.	ead or	write da	ata to th	ne display and must go	o high between each read and write			
Read (RD, pin 18)	Data is read from the disp	lay wh	en the I	RD inpu	it is low and the CE in	put is low.			
Data Bus (D <sub>0</sub> –D <sub>7</sub> , pins 19,	Used to read from or write	to the	display	<i>/</i> .					
20, 23–28)									
GND (SUPPLY) (pin 15)	Analog ground for the LED	drive	rs.						
GND (LOGIC) (pin 16)	Digital ground for internal	logic.							
VDD (POWER) (pin 14)	Positive power supply input	ut.							

UDC ADDR REGISTER ΕN RD WR CLR PRE SET UDC RAM RD WR DOT D<sub>0</sub>-D<sub>4</sub> DATA A<sub>0</sub>-A<sub>2</sub> D<sub>4</sub> UDC ADDR А3 Α4 ROW SET 8 x 8 CHARACTER RAM D0-D6 D<sub>0</sub>-D<sub>4</sub> DOT DATA RD WR ASCII FN DECODE DOT LED A0-A2 A3 A4 A<sub>0</sub>-A<sub>2</sub> RESET CHARACTERS CHAR ADDR TIMING ROW SEL SELF FLASH A<sub>0</sub>-A<sub>2</sub> RESET A<sub>3</sub> CONTROL WOR REGISTER CHAR ADDR ROW DRIVERS SELF TEST INTENSITY RD TIMING VISUAL D<sub>0</sub>-D<sub>7</sub> BLINK CLR SELF TEST TEST OK FLASH TEST OK CLK INTENSITY FLASH BI INK RESET ocs CLOCK TIMING

Figure 6: HDSP-210X/-211X/-212X/-250X Internal Block Diagram

#### **Display Internal Block Diagram**

Figure 6 shows the internal block diagram of the HDSP-210X/211X/-250X displays. The CMOS IC consists of an 8-byte Character RAM, an 8-bit Flash RAM, a 128-character ASCII decoder, a 16-character UDC RAM, a UDC Address Register, a Control Word Register, and the refresh circuitry necessary to synchronize the decoding and driving of eight 5×7 dot matrix characters. The major user-accessible portions of the display are listed below:

**Character RAM** This RAM stores either ASCII character data or a UDC RAM address.

Flash RAM This is a 1×8 RAM which stores Flash data.

User-Defined Character RAM (UDC RAM) This RAM stores the dot pattern for custom characters.

**User-Defined Character Address** Register (UDC Address Register)

**Control Word Register** 

This register is used to provide the address to the UDC RAM when the user is writing or reading a custom character.

This register allows the user to adjust the display brightness, flash individual characters, blink, self-test, or clear the display.


#### **Character RAM**

Figure 7 shows the logic levels needed to access the HDSP-210X/-211X/-250X Character RAM. During a normal access, the  $\overline{CE}$  = 0 and either  $\overline{RD}$  = 0 or  $\overline{WR}$  = 0. However, erroneous data may be written into the Character RAM if the address lines are unstable when  $\overline{CE}$  = 0 regardless of the logic levels of the  $\overline{RD}$  or  $\overline{WR}$  lines. Address lines  $A_0$ - $A_2$  are used to select the location in the Character RAM. Two types of data can be stored in each Character RAM location: an ASCII code or a UDC RAM address. Data bit  $D_7$  is used to differentiate between the ASCII character and a UDC RAM address.  $D_7$  = 0 enables the ASCII decoder and  $D_7$  = 1 enables the UDC RAM.  $D_0$ - $D_6$  are used to input ASCII data and  $D_0$ - $D_3$  are used to input a UDC address.


Figure 7: Logic Levels to Access the Character RAM

F	RST	CE	$\overline{WR}$	$\overline{RD}$	
Г			0	0	Undefined
	1	_	0	1	Write to Display
	1	U	1	0	Read from Display
			1	1	Undefined


Control Signals



Character RAM Address



Character RAM Data Format



Display 0 = Logic 0; 1 = Logic 1; X = Do Not Care

#### **UDC RAM and UDC Address Register**

Figure 8 shows the logic levels required to access the UDC RAM and the UDC Address Register. The UDC Address Register is eight bits wide. The lower four bits  $(D_0-D_3)$  are used to select one of the 16 UDC locations. The upper four bits  $(D_4-D_7)$  are not used. Once the UDC address has been stored in the UDC Address Register, the UDC RAM can be accessed.

To completely specify a  $5\times7$  character, eight write cycles are required. One cycle is used to store the UDC RAM address in the UDC Address Register and seven cycles are used to store dot data in the UDC RAM. Data is entered by rows and one cycle is needed to access each row. Figure 9 shows the organization of a UDC character assuming the symbol to be stored is an F.  $A_0$ – $A_2$  are used to select the row to be accessed and  $D_0$ – $D_4$  are used to transmit the row dot data. The upper three bits ( $D_5$ – $D_7$ ) are ignored.  $D_0$  (least significant bit) corresponds to the right-most column of the  $5\times7$  matrix, and  $D_4$  (most significant bit) corresponds to the left-most column of the  $5\times7$  matrix.

Figure 8: Logic Levels to Access a UDC Character

RST	CE	WR	RD	
		0	0	Undefined
4	0	0	1	Write to Display
'	"	1	0	Read from Display
		1	1	Undefined

Control Signals

FL	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$
1	0	0	Х	Χ	Х


UDC Address Register Address

$D_7$	D <sub>6</sub>	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	D <sub>0</sub>
Х	Х	Х	Х		UDC	Code	


**UDC Address Register Data Format** 

RST	CE	WR	RD	
		0	0	Undefined
1	0	0	1	Write to Display
1	0	1	0	Read from Display
		1	1	Undefined

Control Signals



**UDC RAM Address** 



0 = Logic 0; 1 = Logic 1; X = Do Not Care

#### Figure 9: Data to Load F to the UDC RAM

```
СС
0
   0 0
         0 0
  LL
         LL
  2 3 4 5
                                                      Hex Code
D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>
                                 UDC Character
                      Row 1
                                                      1F
   0
     0 0 0
                      Row 2
                                                      10
   0
      0
         0 0
                      Row 3
                                                      10
          1
             n
                      Row 4
                                                      1E
   0
          0
      0
            0
                      Row 5
                                                      10
   0
     0
        0 0
                      Row 6
                                                      10
  0 0
          0 0
                      Row 7
                                                      10
Ignored
```

0 = Logic 0; 1 = Logic 1; \* = Illuminated LED

# Flash RAM

Figure 10 shows the logic levels required to access the Flash RAM. The Flash RAM has one bit associated with each location of the Character RAM. The Flash input is used to select the Flash RAM while address lines  $A_3$ – $A_4$  are ignored. Address lines  $A_0$ – $A_2$  are used to select the location in the Flash RAM to store the attribute.  $D_0$  is used to store or remove the flash attribute.  $D_0$  = 1 stores the attribute, and  $D_0$  = 0 removes the attribute.

When the attribute is enabled through bit 3 of the Control Word and a 1 is stored in the Flash RAM, the corresponding character flashes at approximately 2 Hz. The actual rate is dependent on the clock frequency. For an external clock, the flash rate can be calculated by dividing the clock frequency by 28,672.

#### **Control Word Register**

Figure 11 shows how to access the Control Word Register. This 8-bit register performs five functions: brightness control, Flash RAM control, blinking, self-test, and clear. Each function is independent of the others; however, all bits are updated during each Control Word write cycle.

#### Brightness (Bits 0-2)

Bits 0–2 of the Control Word adjust the brightness of the display. Bits 0–2 are interpreted as a three-bit binary code with code (000) corresponding to maximum brightness and code (111) corresponding to a blanked display. In addition to varying the display brightness, bits 0–2 also vary the average value of  $I_{DD}$ .  $I_{DD}$  can be calculated at any brightness level by multiplying the percent brightness level by the value of IDD at the 100% brightness level. These  $I_{DD}$  values are shown in Current Requirements at Different Brightness Levels ( $V_{DD} = 5.0V$ ).

#### Flash Function (Bit 3)

Bit 3 determines whether the flashing character attribute is on or off. When bit 3 is a 1, the output of the Flash RAM is checked. If the content of a location in the Flash RAM is a 1, the associated digit flashes at approximately 2 Hz. For an external clock, the blink rate can be calculated by driving the clock frequency by 28,672. If the flash enable bit of the Control Word is a 0, the content of the Flash RAM is ignored. To use this function with multiple display systems, see the Display Reset section.


#### **Blink Function (Bit 4)**

Bit 4 of the Control Word is used to synchronize blinking of all eight digits of the display. When this bit is a 1, all eight digits of the display blinks at approximately 2 Hz. The actual rate is dependent on the clock frequency. For an external clock, the blink rate can be calculated by dividing the clock frequency by 28,672. This function overrides the Flash function when it is active. To use this function with multiple display systems, see the Display Reset section.

Figure 10: Logic Levels to Access the Flash RAM

RST	CE	WR	RD	
		0	0	Undefined
1	0	0	1	Write to Display
'	U	1	0	Read from Display
		1	1	Undefined

**Control Signals** 



Flash RAM Address

$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$	, Remove Flash at
V	V	V	V	V	V	V	0	Specified Digit Location
X	Χ	Χ	Χ	Χ	Χ	Χ	1	Store Flash at
		-4- F-						Specified Digit Location

Flash RAM Data Format

0 = Logic 0; 1 = Logic 1; X = Do Not Care


Figure 11: Logic Levels to Access the Control Word Register

RST	CE	$\overline{WR}$	RD	_
		0	0	Undefined
1	0	0	1	Write to Display
'	0	1	0	Read from Display
		1	1	Undefined

**Control Signals** 

FL	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$
1	1	0	х	Х	Х

Control Word Address



- 0 Normal Operation
- Clear Flash and Character RAMS

Control Word Data Format

0 = Logic 0; 1 = Logic 1; X = Do Not Care

# Current Requirements at Different Brightness Levels ( $V_{DD} = 5.0V$ )

Symbol	D2	D1	D0	Percent Brightness	Current at 25°C Typ.	Unit
I <sub>DD</sub> (V)	0	0	0	100	200	mA
	0	0	1	80	160	mA
	0	1	0	53	106	mA
	0	1	1	40	80	mA
	1	0	0	27	54	mA
	1	0	1	20	40	mA
	1	1	0	13	26	mA

#### Self-Test Function (Bits 5, 6)

Bit 6 of the Control Word Register is used to initiate the self-test function. Results of the internal self-test are stored in bit 5 of the Control Word. Bit 5 is a read-only bit where bit 5 = 1 indicates a passed self-test and bit 5 = 0 indicates a failed self-test.

Setting bit 6 to a logic 1 starts the self-test function. The built-in self-test function of the IC consists of two internal routines which exercise major portions of the IC and illuminate all of the LEDs. The first routine cycles the ASCII decoder ROM through all states and performs a checksum on the output. If the checksum agrees with the correct value, bit 5 is set to 1. The second routine provides a visual test of the LEDs using the drive circuitry. This is accomplished by writing checkered and inverse checkered patterns to the display. Each pattern is displayed for approximately 2 seconds.

During the self-test function the display must not be accessed. The time needed to execute the self-test function is calculated by multiplying the clock period by 262,144. For example, assuming a clock frequency of 58 kHz, the time to execute the self-test function frequency is equal to (262,144/58,000) = 4.5 second duration.

At the end of the self-test function, the Character RAM is loaded with blanks, the Control Word Register is set to zeros except for bit 5, the Flash RAM is cleared, and the UDC Address Register is set to all ones.


#### Clear Function (Bit 7)

Bit 7 of the Control Word clears the Character RAM and the Flash RAM. Setting bit 7 to a 1 starts the clear function. Three clock cycles (110 ms minimum using the internal refresh clock) are required to complete the clear function. The display must not be accessed while the display is being cleared. When the clear function has been completed, bit 7 resets to a 0. The ASCII character code for a space (20H) loads into the Character RAM to blank the display and the Flash RAM loads with 0s. The UDC RAM, UDC Address Register, and the remainder of the Control Word are unaffected.

#### **Display Reset**

Figure 12 shows the logic levels needed to Reset the display. The display should be Reset on Power-up. The external Reset clears the Character RAM, Flash RAM, Control Word, and resets the internal counters. After the rising edge of the Reset signal, three clock cycles (110 µs minimum using the internal refresh clock) are required to complete the reset sequence. The display must not be accessed while the display is being reset. The ASCII Character code for a space (20H) loads into the Character RAM to blank the display. The Flash RAM and Control Word Register are loaded with all 0s. The UDC RAM and UDC Address Register are unaffected. All displays that operate with the same clock source must be simultaneously reset to synchronize the Flashing and Blinking functions.

Figure 12: Logic Levels to Reset the Display



0 = Logic 0; 1 = Logic 1; X = Do Not Care Note: If RST, CE, and WR are low, unknown data may be written into the display.

#### **Mechanical and Electrical Considerations**

The HDSP-210X/-211X/250X are 28-pin dual-in-line packages with 26 external pins. The devices can be stacked horizontally and vertically to create arrays of any size. The HDSP-210X/-211X/-250X are designed to operate continuously from –45°C to +85°C with a maximum of 20 dots on per character at 5.25V. Illuminating all thirty-five dots at full brightness is not recommended.

The HDSP-210X/-211X/250X are assembled by die attaching and wire bonding 280 LED chips and a CMOS IC to a thermally conductive printed circuit board. A polycarbonate lens is placed over the PC board creating an air gap over the LED wire bonds. A protective cap creates an air gap over the CMOS IC. Backfill epoxy environmentally seals the display package. This package construction makes the display highly tolerant to temperature cycling and allows wave soldering.

The inputs to the IC are protected against static discharge and input current latchup. However, for best results standard CMOS handling precautions should be used. Prior to use, the HDSP-210X/-211X/-250X should be stored in antistatic tubes or in conductive material. During assembly, a grounded conductive work area should be used, and assembly personnel should wear conductive wrist straps. Lab coats made of synthetic material should be avoided since they are prone to static buildup. Input current latchup is caused when the CMOS inputs are subjected to either a voltage below ground ( $V_{IN}$  < ground) or to a voltage higher than  $V_{DD}$  ( $V_{IN}$  >  $V_{DD}$ ) and when a high current is forced into the input. To prevent input current latchup and ESD damage, unused inputs should be connected either to ground or to VDD. Voltages should not be applied to the inputs until VDD has been applied to the display.

#### **Thermal Considerations**

The HDSP-210X/-211X/-212X/250X have been designed to provide a low thermal resistance path for the CMOS IC to the 26 package pins. Heat is typically conducted through the traces of the printed circuit board to free air. For most applications no additional heat sinking is required.

Measurements were made on a 32 character display string to determine the thermal resistance of the display assembly. Several display boards were constructed using 0.062-in. thick printed circuit material, and one ounce copper 0.020-in. traces. Some of the device pins were connected to a heat sink formed by etching a copper area on the printed circuit board surrounding the display. A maximally metallized printed circuit board was also evaluated. The junction temperature was measured for displays soldered directly to these PC boards, displays installed in sockets, and finally displays installed in sockets with a filter over the display to restrict airflow. The results of these thermal resistance measurements,  $R\theta_{J-A}$  are shown in Thermal Resistance ( $\theta_{JA}$ ) Using Various Amounts of Heatsinking Material and include the effects of  $R\theta_{J-C}$ .

#### **Ground Connections**

Two ground pins are provided to keep the internal IC logic ground clean. The designer can, when necessary, route the analog ground for the LED drivers separately from the logic ground until an appropriate ground plane is available. On long interconnections between the display and the host system, the designer can keep voltage drops on the analog ground from affecting the display logic levels by isolating the two grounds.

The logic ground should be connected to the same ground potential as the logic interface circuitry. The analog ground and the logic ground should be connected at a common ground which can withstand the current introduced by the switching LED drivers. When separate ground connections are used, the analog ground can vary from -0.3V to +0.3V with respect to the logic ground. Voltage below -0.3V can cause all dots to be on. Voltage above +0.3V can cause dimming and dot mismatch.

# Thermal Resistance $(\theta_{JA})$ Using Various Amounts of Heatsinking Material

<b>9</b>			With Sockets per Device With Filter (Avg.)	Unit
0	31	30	35	°C/W
1	31	28	33	°C/W
3	30	26	33	°C/W
Max. Metal	29	25	32	°C/W
4-Board Avg	30	27	33	°C/W

# Soldering and Post Solder Cleaning Instructions for the HDSP-210X/-211X/250X

The HDSP-210X/-211X/-250X may be hand soldered or wave soldered with SN63 solder. When hand soldering, it is recommended that an electronically temperature controlled and securely grounded soldering iron be used. For best results, the iron tip temperature should be set at 315°C (600°F). For wave soldering, a rosin-based RMA flux can be used. The solder wave temperature should be set at 245°C  $\pm$ 5°C (473°F  $\pm$ 9°F), and the dwell in the wave should be set between 1½ to 3 seconds for optimum soldering. The preheat temperature should not exceed 105°C (221°F) as measured on the solder side of the PCB.

For additional information on soldering and post solder cleaning, see Application Note 1027, Soldering LED Components.

#### **Contrast Enhancement**

The objective of contrast enhancement is to provide good readability in a variety of ambient lighting conditions. For information on contrast enhancement see Application Note 1015, Contrast Enhancement Techniques for LED Displays.

#### **Intensity Bin Limits for HDSP-2107**

	Intensity Range (mcd)		
Bin	Min.	Max.	
I	5.12	9.01	
J	7.68	13.52	
K	11.52	20.28	
L	17.27	30.42	
M	25.39	45.63	

**NOTE:** Test conditions as specified in Optical Characteristics.

# Intensity Bin Limits for HDSP-211x and HDSP-250x (Except HDSP-2504)

	Intensity Range (mcd)		
Bin	Min.	Max.	
G	2.50	4.00	
Н	3.41	6.01	
I	5.12	9.01	
J	7.68	13.52	
K	11.52	20.28	

**NOTE:** Test conditions as specified in Optical Characteristics.

# **Intensity Bin Limit for HDSP-2504**

	Intensity Range (mcd)	
Bin	Min.	Max.
J	7.68	13.52
K	11.52	20.28
L	17.27	30.42
M	25.91	45.63

**NOTE:** Test conditions as specified in Optical Characteristics.

#### **Color Bin Limits**

	Bin	Color Range (nm)	
Color		Min.	Max.
Yellow	3	581.5	585.0
	4	584.0	587.5
	5	586.5	590.0
	6	589.0	592.5
	7	591.5	595.0
Green	1	576.0	580.0
	2	573.0	577.0
	3	570.0	574.0
	4	567.0	571.5

**NOTE:** Test conditions as specified in Optical Characteristics.

# **Packing Information**

Products are packed in tubes as illustrated.

P/N	Maximum Unit per Tube
HDSP-21xx	10
HDSP-250x	5

Figure 13: Packing Tube for HDSP-2xxx



Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom and/or its affiliates in the United States, certain other countries, and/or the EU.

Copyright © 2019–2021 Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.



