

## FDS8934A

## **Dual P-Channel Enhancement Mode Field Effect Transistor**


## **General Description**


SO-8 P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

## **Features**

- = -4 A , -20 V,  $R_{DS(ON)}$  = 0.055  $\Omega$  @  $V_{GS}$  = -4.5 V,  $R_{DS(ON)}$  = 0.072  $\Omega$  @  $V_{GS}$  = -2.5 V.
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package.








# **Absolute Maximum Ratings** $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	FDS8934A	Units
V <sub>DSS</sub>	Drain-Source Voltage	-20	V
$V_{GSS}$	Gate-Source Voltage	-8	V
I <sub>D</sub>	Drain Current - Continuous (Note 1a)	- 4	А
	- Pulsed	-20	
$P_{D}$	Power Dissipation for Dual Operation	2	W
	Power Dissipation for Single Operation (Note 1a)	1.6	
	(Note 1b)	1	
	(Note 1c)	0.9	
$T_J$ , $T_{STG}$	Operating and Storage Temperature Range	-55 to 150	°C
THERMA	L CHARACTERISTICS		•
R <sub>eJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
R <sub>eJC</sub>	Thermal Resistance, Junction-to-Case (Note 1)	40	°C/W

Symbol	Parameter	Conditions	Min	Тур	Max	Units
OFF CHAR	ACTERISTICS	•				
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \ I_D = -250 \ \mu\text{A}$	-20			V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	$I_D = -250 \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		-23		mV/°C
DSS	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, \ V_{GS} = 0 \text{ V}$			-1	μΑ
GSSF	Gate - Body Leakage, Forward	$V_{GS} = 8 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
GSSR	Gate - Body Leakage, Reverse	$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
ON CHARA	CTERISTICS (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, \ I_{D} = -250 \ \mu A$	-0.4	-0.6	-1	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Temp. Coefficient	$I_D = -250 \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		4		mV/°C
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -4.5 \text{ V}, \ I_{D} = -4 \text{ A}$		0.043	0.055	Ω
		T <sub>J</sub> =125°C		0.062	0.077	
		$V_{GS} = -2.5 \text{ V}, I_D = -3.4 \text{ A}$		0.059	0.072	
D(ON)	On-State Drain Current	$V_{GS} = -10 \text{ V}, \ V_{DS} = -5 \text{ V}$	-20			Α
J <sub>FS</sub>	Forward Transconductance	$V_{DS} = -10 \text{ V}, \ I_{D} = -4 \text{ A}$		13		S
DYNAMIC (	CHARACTERISTICS					
Siss	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0  MHz		1130		pF
O <sub>oss</sub>	Output Capacitance			480		pF
Prss	Reverse Transfer Capacitance			120		pF
SWITCHING	CHARACTERISTICS (Note 2)					
D(on)	Turn - On Delay Time	$V_{DS} = -10 \text{ V}, \ I_{D} = -1 \text{ A}$		8	16	ns
	Turn - On Rise Time	$V_{\text{GS}} = \text{-}4.5 \text{ V} \; , \; \; R_{\text{GEN}} = 6 \; \Omega$		23	37	
D(off)	Turn - Off Delay Time			260	360	
1	Turn - Off Fall Time			90	125	
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = -5 \text{ V}, \ I_{D} = -4 \text{ A},$		20	28	nC
$Q_{gs}$	Gate-Source Charge	$V_{GS} = -5 V$		2.8		
$Q_{gd}$	Gate-Drain Charge			3.2		
DRAIN-SOU	RCE DIODE CHARACTERISTICS AND MAX	KIMUM RATINGS		1		
S	Maximum Continuous Drain-Source Diode Forward Current				-1.3	Α
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} -1.3 \text{ A} \text{ (Note 2)}$		-0.7	-1.2	V

<sup>1.</sup> R<sub>BA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>BA</sub> is guaranteed by design while  $\mathbf{R}_{\mathrm{\theta^{CA}}}$  is determined by the user's board design.





b. 125°C/W on a 0.02 in² c. 135°C/W on a 0.003 in² pad of 2oz copper.



Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width  $\leq 300 \mu s,$  Duty Cycle  $\leq 2.0\%.$ 

# **Typical Electrical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6. Body Diode Forward Voltage
Variation with Source Current
and Temperature.

# Typical Electrical Characteristics (continued)




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c.

Transient thermal response will change depending on the circuit board design.

## **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $E^2CMOS^{TM}$  PowerTrench<sup>TM</sup>

FACT™ QFET™ FACT Quiet Series™ QS™

 $\begin{array}{lll} \mathsf{FAST}^{\circledast} & \mathsf{Quiet}\,\mathsf{Series}^{\mathsf{TM}} \\ \mathsf{FASTr}^{\mathsf{TM}} & \mathsf{SuperSOT}^{\mathsf{TM}}\text{-}3 \\ \mathsf{GTO}^{\mathsf{TM}} & \mathsf{SuperSOT}^{\mathsf{TM}}\text{-}6 \\ \mathsf{HiSeC}^{\mathsf{TM}} & \mathsf{SuperSOT}^{\mathsf{TM}}\text{-}8 \\ \end{array}$ 

## **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

## **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.