DAC1205D650

Dual 12-bit DAC, up to 650 Msps; 2 4 and 8 interpolating

Rev. 04 – 2 July 2012 Product data sheet

1. General description

The DAC1205D650 is a high-speed 12-bit dual-channel Digital-to-Analog Converter (DAC) with selectable $2\times$, $4\times$ or $8\times$ interpolating filters optimized for multi-carrier wireless transmitters.

Thanks to its digital on-chip modulation, the DAC1205D650 allows the complex I and Q inputs to be converted up from BaseBand (BB) to IF. The mixing frequency is adjusted using a Serial Peripheral Interface (SPI) with a 32-bit Numerically Controlled Oscillator (NCO). The phase is controlled by a 16-bit register.

Two modes of operation are available: separate data ports or a single interleaved high-speed data port. In the Interleaved mode, the input data stream is demultiplexed into its original I and Q data and then latched.

The DAC1205D650 also includes a $2\times$, $4\times$ and $8\times$ clock multiplier which provides the appropriate internal clocks and an internal regulator to adjust the output full-scale current.

2. Features and benefits

-
-
- Selectable 2 \times , 4 \times or 8 \times interpolation filters
- Input data rate up to 160 Msps Power-down and Sleep modes
-
- \blacksquare 32-bit programmable NCO frequency \blacksquare On-chip 1.29 V reference
- Dual-port or Interleaved data modes External analog offset control
- 1.8 V and 3.3 V power supplies Internal digital offset control
-
- Two's complement or binary offset data format
-
- Dual 12-bit resolution \Box IMD3: 79 dBc; f_s = 640 Msps; f_o = 96 MHz
- 650 Msps maximum update rate **ACPR: 68 dB; 2 carriers WCDMA;**
	- $f_s = 614.4$ Msps; $f_0 = 115.2$ MHz; PLL on **Typical 0.95 W power dissipation at 4** \times
	- interpolation
	-
- Very low noise cap-free integrated PLL Differential scalable output current from 1.6 mA to 22 mA
	-
	- (10-bit auxiliary DACs)
	-
- LVDS compatible clock \blacksquare Inverse (sin x) / x function
	- **Fully compatible SPI port**
- 3.3 V CMOS input buffers Industrial temperature range from -40 °C to +85 °C

3. Applications

- Wireless infrastructure: LTE, WiMAX, GSM, CDMA, WCDMA, TD-SCDMA
- Communication: LMDS/MMDS, point-to-point
- Direct Digital Synthesis (DDS)
- **Broadband wireless systems**
- Digital radio links
- **Instrumentation**
- Automated Test Equipment (ATE)

4. Ordering information

Table 1. Ordering information

DAC1205D650 4 **5. Block diagram**

Rev. 04 – 2 July 2012

2 July 2012

Rev. $04 -$

Integrated

Device

 interpolating

© IDT 2012. All rights reserved.

Integrated Device Technology DAC1205D650

Dual 12-bit DAC, up to 650 Msps; 2 4 and 8 interpolating

6. Pinning information

6.1 Pinning

6.2 Pin description

Integrated Device Technology DAC1205D650

Dual 12-bit DAC, up to 650 Msps; 2 4 and 8 interpolating

Integrated Device Technology DAC1205D650

Dual 12-bit DAC, up to 650 Msps; 2 4 and 8 interpolating

- $[1]$ P = power supply
	- G = ground
	- $I = input$
	- $O =$ output.
- [2] H = heatsink (exposed die pad to be soldered).

7. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

8. Thermal characteristics

[1] In compliance with JEDEC test board, in free air.

9. Characteristics

Table 5. Characteristics

VDDA(1V8) = VDDD(1V8) = 1.8 V; VDDA(3V3) = VDD(IO)(3V3) = 3.3 V; AGND, DGND and GNDIO shorted together; Tamb = 40 C to +85 C; typical values measured at Tamb = 25 C; R^L = 50 ; IO(fs) = 20 mA; maximum sample rate; PLL on unless otherwise specified.

8x interpolation; NCO on

Table 5. Characteristics ... continued

VDDA(1V8) = VDDD(1V8) = 1.8 V; VDDA(3V3) = VDD(IO)(3V3) = 3.3 V; AGND, DGND and GNDIO shorted together; Tamb = 40 C to +85 C; typical values measured at Tamb = 25 C; R^L = 50 ; IO(fs) = 20 mA; maximum sample rate; PLL on unless otherwise specified.

Table 5. Characteristics ... continued

VDDA(1V8) = VDDD(1V8) = 1.8 V; VDDA(3V3) = VDD(IO)(3V3) = 3.3 V; AGND, DGND and GNDIO shorted together; Tamb = 40 C to +85 C; typical values measured at Tamb = 25 C; R^L = 50 ; IO(fs) = 20 mA; maximum sample rate; PLL on unless otherwise specified.

Table 5. Characteristics ... continued

VDDA(1V8) = VDDD(1V8) = 1.8 V; VDDA(3V3) = VDD(IO)(3V3) = 3.3 V; AGND, DGND and GNDIO shorted together; Tamb = 40 C to +85 C; typical values measured at Tamb = 25 C; R^L = 50 ; IO(fs) = 20 mA; maximum sample rate; PLL on unless otherwise specified.

[1] $D =$ guaranteed by design; C = guaranteed by characterization; I = 100 % industrially tested.

[2] CLKP and CLKN inputs are at differential LVDS levels. An external differential resistor with a value of between 80 Ω and 120 Ω should be connected across the pins (see Figure 8).

[3] $|V_{\text{nod}}|$ represents the ground potential difference voltage. This is the voltage that results from current flowing through the finite resistance and the inductance between the receiver and the driver circuit ground.

 $[4]$ IMD3 rejection with -6 dBFS/tone.

10. Application information

10.1 General description

The DAC1205D650 is a dual 12-bit DAC operating at up to 650 Msps. Each DAC consists of a segmented architecture, comprising a 6-bit thermometer sub-DAC and an 6-bit binary weighted sub-DAC.

With an input data rate of up to 160 MHz, and a maximum output sampling rate of 650 Msps, the DAC1205D650 allows more flexibility for wide bandwidth and multi-carrier systems. Combined with its quadrature modulator and its 32-bit NCO, the DAC1205D650 simplifies the frequency selection of the system. This is also possible because of the $2\times$, $4 \times$ and $8 \times$ interpolation filters that remove undesired images.

Two modes are available for the digital input. In the Dual-port mode, each DAC uses its own data input line. In Interleaved mode, both DACs use the same data input line.

Each DAC generates two complementary current outputs on pins IOUTAP/IOUTAN and IOUTBP/IOUTBN. This provides a full-scale output current $(I_{O(fs)})$ up to 20 mA. An internal reference is available for the reference current which is externally adjustable using pin VIRES.

There are embedded features which provide analog offset correction (internal auxiliary DACs), digital offset control and gain adjustment. All the functions can be set using a SPI.

The DAC1205D650 operates at both 3.3 V and 1.8 V using separate digital and analog power supplies. The digital input is 3.3 V compliant and the clock input is LVDS compliant.

10.2 Serial interface (SPI)

10.2.1 Protocol description

The DAC1205D650 serial interface is a synchronous serial communication port allowing easy interfacing with many industry microprocessors. It provides access to the registers that define the operating modes of the chip in both write and read modes.

This interface can be configured as a 3-wire type (SDIO as bidirectional pin) or a 4-wire type (SDIO and SDO as unidirectional pin, input and output port respectively). In both configurations, SCLK acts as the serial clock, and SCS_N acts as the serial chip select bar. If several DAC1205D650 devices are connected to an application on the same SPI-bus, only a 3-wire type can be used.

Each read/write operation is sequenced by the SCS_N signal and enabled by a LOW assertion to drive the chip with between 2 to 5 bytes, depending on the content of the instruction byte (see Table 7).

Integrated Device Technology DAC1205D650

Dual 12-bit DAC, up to 650 Msps; 2 4 and 8 interpolating

In Table 7 N1 and N0 indicate the number of bytes transferred after the instruction byte.

Table 7. Number of bytes to be transferred

A0 to A4: indicates which register is being addressed. In the case of a multiple transfer, this address concerns the first register after which the next registers follow directly in decreasing order according to Table 9 "Register allocation map".

10.2.2 SPI timing description

The SPI interface can operate at a frequency of up to 15 MHz. The SPI timing is shown in Figure 4.

The SPI timing characteristics are given in Table 8.

10.2.3 Detailed descriptions of registers

An overview of the details for all registers is provided in Table 9.

CODING IC PD GAP PD 10000000 80 128

Dual 12-bit DAC, up **DAC1205D650** D C1205D6 Ö

 \times 4 \times and 8 \times

 interpolating

Dual 12-bit DAC, up to 650 Msps; 2

DAC1205D6504 DAC1205D650 4 **Address Register name R/W Bit definition Default b7 b6 b5 b4 b3 b2 b1 b0 Bin Hex Dec** 0 |00h |COMMon R/W 3W_SPI SPI_RST CLK_SEL | - | MODE_ SEL 1 01h TXCFG R/W NCO ON NCO LP INV_SIN_ MODULATION[2:0] INTERPOLATION[1:0] 10000111 87 135 SEL **SEL** 2 02h PLLCFG R/W PLL_PD - PLL_DIV_ PLL_DIV[1:0] PLL_PHASE[1:0] PLL_POL 00010000 10 16 **PD**

3 03h FREQNCO_LSB R/W FREQ_NCO[7:0] 01100110 66 102 4 04h FREQNCO_LISB R/W FREQ_NCO[15:8] 01100110 66 102 5 05h FREQNCO_UISB R/W FREQ_NCO[23:16] 01100110 66 102 6 06h FREQNCO_MSB R/W FREQ_NCO[31:24] 00100110 26 38 7 07h PHINCO_LSB R/W PH_NCO[7:0] 00000000 00 0 8 08h PHINCO_MSB R/W PH_NCO[15:8] 00000000 00 0 9 09h DAC_A_Cfg_1 R/W DAC_A_PD DAC_A DAC_A_OFFSET[4:0] - 00000000 00 0 **SLEEP** 10 0Ah DAC A Cfg 2 R/W DAC A GAIN DAC_A_GAIN_FINE[5:0] 01000000 40 64 COARSE[1:0] 11 0Bh DAC A Cfg 3 R/W DAC A GAIN DAC_A_OFFSET[10:5] 11000000 C0 192 COARSE[3:2] DAC_B_OFFSET[4:0] - 00000000 00 0 12 OCh DAC_B_Cfg_1 R/W DAC_B_PD DAC_B **SLEEP** DAC_B_GAIN_FINE[5:0] 01000000 40 64 13 ODh DAC_B_Cfg_2 R/W DAC_B_GAIN COARSE[1:0] 14 OEh DAC B Cfg 3 R/W DAC B GAIN DAC_B_OFFSET[10:5] 11000000 C0 192 COARSE[3:2] 15 OFh DAC Cfg R/W R/W - MINUS NOISE_ 11000000 C0 0 **SHPER** 3DB بلد الله المساحي المساحي الله المساحي المساحي الله المساحي الله المساحي الله الله المساحي المساحية المساحية 26 1Ah DAC_A_Aux_MSB R/W AUX_A[9:2] 10000000 80 128 @ IDT 2012. All rights reserved. 27 1Bh DAC_A_Aux_LSB R/W AUX_A_PD - AUX_A[1:0] 00000000 00 0 28 1Ch DAC_B_Aux_MSB R/W AUX_B[9:2] 10000000 80 128 29 1Dh DAC B Aux LSB R/W AUX B PD - AUX B[1:0] 00000000 00 0

Product data sheet Product data sheet

Table 9. Register allocation map

© IDT 2012. All rights reserved.

10.2.4 Registers detailed description

Please refer to Table 9 for a register overview and their default values. In the following tables, all the values highlighted are the default values.

Table 10. COMMon register (address 00h) bit description *Default settings are shown highlighted.*

| Bit | Symbol | Access | Value | Description |
|------------|---------------|---------------|--------------|---|
| 7 | 3W SPI | R/W | | serial interface bus type |
| | | | 0 | 4 wire SPI |
| | | | 1 | 3 wire SPI |
| 6 | SPI_RST | R/W | | serial interface reset |
| | | | 0 | no reset |
| | | | 1 | performs a reset on all registers except 00h |
| 5 | CLK_SEL | R/W | | data input latch |
| | | | 0 | at CLK rising edge |
| | | | 1 | at CLK falling edge |
| 3 | MODE SEL | R/W | | input data mode |
| | | | 0 | dual-port |
| | | | 1 | interleaved |
| 2 | CODING | R/W | | coding |
| | | | 0 | binary |
| | | | 1 | two's compliment |
| 1 | IC_PD | R/W | | power-down |
| | | | 0 | disabled |
| | | | $\mathbf{1}$ | all circuits (digital and analog, except SPI) are switched off |
| Ω | GAP PD | R/W | | internal bandgap power-down |
| | | | 0 | power-down disabled |
| | | | 1 | internal bandgap references are switched off |
| | | | | |

Table 11. TXCFG register (address 01h) bit description *Default settings are shown highlighted.*

Table 11. TXCFG register (address 01h) bit description *...continued Default settings are shown highlighted.*

Table 12. PLLCFG register (address 02h) bit description *Default settings are shown highlighted.*

Table 13. FREQNCO_LSB register (address 03h) bit description

Table 14. FREQNCO_LISB register (address 04h) bit description

Table 20. DAC_A_Cfg_2 register (address 0Ah) bit description

Table 21. DAC_A_Cfg_3 register (address 0Bh) bit description

Table 22. DAC_B_Cfg_1 register (address 0Ch) bit description *Default settings are shown highlighted.*

Table 23. DAC_B_Cfg_2 register (address 0Dh) bit description

Table 24. DAC_B_Cfg_3 register (address 0Eh) bit description

Table 25. DAC_Cfg register (address 0Fh) bit description *Default settings are shown highlighted.*

Table 26. DAC_A_Aux_MSB register (address 1Ah) bit description

Table 27. DAC_A_Aux_LSB register (address 1Bh) bit description *Default settings are shown highlighted.*

Table 29. DAC_B_Aux_LSB register (address 1Dh) bit description *Default settings are shown highlighted.*

10.3 Input data

The setting applied to MODE_SEL (register 00h[3]; see Table 10 on page 17) defines whether the DAC1205D650 operates in the Dual-port mode or in the Interleaved mode (see Table 30).

Table 30. Mode selection

10.3.1 Dual-port mode

The data input for Dual-port mode operation is shown in Figure 5 "Dual-port mode". Each DAC has its own independent data input. The data enters the input latch on the rising edge of the internal clock signal and is transferred to the DAC latch.

10.3.2 Interleaved mode

The data input for Interleaved mode operation is shown in Figure 6 "Interleaved mode operation".

In the Interleaved mode, both DACs use the same data input at twice the Dual-port mode frequency. Data enters the latch on the rising edge of the internal clock signal. The data is sent to either latch I or latch Q, depending on the SELIQ signal; see Figure 7.

The SELIQ input (pin 41) allows the synchronization of the internally de-multiplexed I and Q channels; see Figure 7 "Interleaved mode timing $(8'$ interpolation, latch on rising edge)".

SELIQ can be either a synchronous or asynchronous (single rising edge, single pulse) signal. The first data bits following the SELIQ rising edge are sent in channel I and following data bits are sent in channel Q. After this, the data is distributed alternately between both channels.

10.4 Input clock

The DAC1205D650 can operate with a clock frequency of 160 MHz in the Dual-port mode and up to 320 MHz in the Interleaved mode. The input clock is LVDS (see Figure 8) but it can also be interfaced with CML (see Figure 9).

10.5 Timing

Table 31. Frequencies

The DAC1205D650 can operate at an update rate (f_s) of up to 650 Msps and with an input data rate (f_{data}) of up to 160 MHz. The input timing is shown in Figure 10 "Input timing diagram".

The typical performances are measured at 50 % duty cycle but any timing within the limits of the characteristics will not alter the performance.

In Table 31 "Frequencies", the links between internal and external clocking are defined. The setting applied to PLL_DIV[1:0] (register $02h[4:3]$; see Table 12 "PLLCFG register (address 02h) bit descriptionî) allows the frequency between the digital part and the DAC core to be adjusted.

The settings applied to PLL_PHASE[1:0] (register 02h[2:1]) and PLL_POL (register 02h[0]), allows adjustment of the phase and polarity of the sampling clock. This occurs at the input of the DAC core and depends mainly on the sampling frequency. Some examples are given in Table 32 "Sample clock phase and polarity examples".

Table 32. Sample clock phase and polarity examples

10.6 FIR filters

The DAC1205D650 integrates three selectable Finite Impulse Response (FIR) filters which enable the device to use interpolation rates of $2\times$, $4\times$ or $8\times$.

All three interpolation filters have a stop-band attenuation of at least 80 dBc and a pass-band ripple of less than 0.0005 dB.

The coefficients of the interpolation filters are given in Table 33 "Interpolation filter coefficients".

Table 33. Interpolation filter coefficients

[1] H(n) is the digital filter coefficient.

10.7 Quadrature modulator and NCO

The quadrature modulator allows the 12-bit I and Q data to be mixed with the carrier signal generated by the Numerically Controlled Oscillator (NCO).

The frequency of the NCO is programmed over 32-bit and allows the sign of the sine component to be inverted in order to operate positive or negative, lower or upper single sideband up-conversion.

10.7.1 NCO in 32-bit

When using the NCO, the frequency can be set by the four registers FREQNCO_LSB, FREQNCO_LISB, FREQNCO_UISB and FREQNCO_MSB over 32 bits.

The frequency for the NCO in 32-bit is calculated as follows:

$$
f_{NCO} = \frac{M \times f_s}{2^{32}} \tag{1}
$$

where M is the decimal representation of FREQ_NCO[31:0].

The phase of the NCO can be set from 0° to 360 $^\circ$ by both registers PHINCO LSB and PHINCO MSB over 16 bits.

The default setting is f_{NCO} = 96 MHz when f_s = 640 Msps and the default phase is 0°.

10.7.2 Low-power NCO

When using the low-power NCO, the frequency can be set by the 5 MSB of register FREQNCO_MSB.

The frequency for the low-power NCO is calculated as follows:

$$
f_{NCO} = \frac{M \times f_s}{2^5} \tag{2}
$$

where M is the decimal representation of FREQ_NCO[31:27].

The phase of the low-power NCO can be set by the 5 MSB of the register PHINCO_MSB.

10.7.3 Minus 3dB

During normal use, a full-scale pattern will also be full scale at the output of the DAC. Nevertheless, when the I and Q data are simultaneously close to full scale, some clipping can occur and the Minus_3dB function can be used to reduce gain by 3 dB in the modulator. This is to keep a full-scale range at the output of the DAC without added interferers.

10.8 x / (sin x)

Due to the roll-off effect of the DAC, a selectable FIR filter is inserted to compensate for the $(\sin x)/x$ effect. This filter introduces a DC loss of 3.4 dB. The coefficients are represented in Table 34 "Inversion filter coefficients".

[1] H(n) is the digital filter coefficient.

10.9 DAC transfer function

The full-scale output current for each DAC is the sum of the two complementary current outputs:

$$
I_{O(fs)} = I_{IOUTP} + I_{IOUTN}
$$
\n⁽³⁾

The output current depends on the digital input data:

$$
I_{IOUTP} = I_{O(fs)} \times \left(\frac{DATA}{4095}\right) \tag{4}
$$

$$
I_{IOUTN} = I_{O(fs)} \times \left(\frac{4095 - DATA}{4095}\right) \tag{5}
$$

The setting applied to CODING (register 00h[2]; see Table 9 "Register allocation map") defines whether the DAC1205D650 operates with a binary input or a two's complement input.

Table 35 "DAC transfer function" shows the output current as a function of the input data, when $I_{O(fs)} = 20$ mA.

Table 35. DAC transfer function

10.10 Full-scale current

10.10.1 Regulation

The DAC1205D650 reference circuitry integrates an internal bandgap reference voltage which delivers a 1.29 V reference to the GAPOUT pin. It is recommended to decouple pin GAPOUT using a 100 nF capacitor.

The reference current is generated using an external resistor of 953 Ω (1 %) connected to pin VIRES. A control amplifier sets the appropriate full-scale current $(I_{O(fs)})$ for both DACs (see Figure 11 "Internal reference configuration").

This configuration is optimum for temperature drift compensation because the bandgap reference voltage can be matched to the voltage across the feedback resistor.

The DAC current can also be set by applying an external reference voltage to the non-inverting input pin GAPOUT and disabling the internal bandgap reference voltage with GAP_PD (register 00h[0]; see Table 10 "COMMon register (address 00h) bit description").

10.10.2 Full-scale current adjustment

The default full-scale current ($I_{O(fs})$) is 20 mA. It can be further adjusted for each DAC using SPI. The adjustment range is between 1.6 mA and 22 mA, \pm 10 %.

The settings applied to DAC_A_GAIN_COARSE[3:0] (register 0Ah; see Table 20 ìDAC_A_Cfg_2 register (address 0Ah) bit descriptionî and register 0Bh; see Table 21 "DAC_A_Cfg_3 register (address 0Bh) bit description") and to DAC_B_GAIN COARSE[3:0] (register 0Dh; see Table 23 "DAC_B_Cfg_2 register (address 0Dh) bit description" and register 0Eh; see Table 24 "DAC_B_Cfg_3 register (address 0Eh) bit description") define the coarse variation of the full-scale current (see Table 36 $\eta_{O(fs)}$ coarse adjustment").

Table 36. IO(fs) coarse adjustment

Default settings are shown highlighted.

The settings applied to DAC_A_GAIN_FINE[5:0] (register 0Ah; see Table 20 ìDAC_A_Cfg_2 register (address 0Ah) bit descriptionî) and to DAC_B_GAIN_FINE[5:0] (register 0Dh; see Table 23 "DAC_B_Cfg_2 register (address 0Dh) bit description") define the fine variation of the full-scale current (see Table 37 $\mu_{O(fs)}$ fine adjustment").

Table 37. IO(fs) fine adjustment *Default settings are shown highlighted.*

The coding of the fine gain adjustment is two's complement.

10.11 Digital offset adjustment

When the DAC1205D650 analog output is DC connected to the next stage, the digital offset correction can be used to adjust the common mode level at the output of the DAC. It adds an offset at the end of the digital part, just before the DAC.

The settings applied to DAC_A_OFFSET[10:0] (register 09h; see Table 19 ìDAC_A_Cfg_1 register (address 09h) bit descriptionî and register 0Bh; see Table 21 "DAC_A_Cfg_3 register (address 0Bh) bit description") and to "DAC_B_OFFSET[10:0]" (register 0Ch; see Table 22 "DAC_B_Cfg_1 register (address 0Ch) bit description" and register 0Eh; see Table 24 "DAC_B_Cfg_3 register (address 0Eh) bit description") define the range of variation of the digital offset (see Table 38 "Digital offset adjustment").

10.12 Analog output

The DAC1205D650 has two output channels each of which produces two complementary current outputs. These allow the even-order harmonics and noise to be reduced. The pins are IOUTAP/IOUTAN and IOUTBP/IOUTBN respectively and need to be connected using a load resistor R_L to the 3.3 V analog power supply ($V_{DDA(3V3)}$).

Refer to Figure 12 "Equivalent analog output circuit (one DAC)" for the equivalent analog output circuit of one DAC. This circuit consists of a parallel combination of NMOS current sources, and their associated switches, for each segment.

The cascode source configuration increases the output impedance of the source, thus improving the dynamic performance of the DAC by introducing less distortion.

The device can provide an output level of up to 2 $V_{o(p-p)}$ depending on the application, the following stages and the targeted performances.

10.13 Auxiliary DACs

The DAC1205D650 integrates two auxiliary DACs that can be used to compensate for any offset between the DAC and the next stage in the transmission path.

Both auxiliary DACs have a resolution of 10-bit and are current sources (referenced to ground). The settings applied to AUX A[9:0] and AUX B[9:0] define the offset data:

$$
I_{O(AUX)} = I_{AUXP} + I_{AUXN} \tag{6}
$$

The output current depends on the auxiliary DAC data:

$$
A UXP = I_{O(AUX)} \times \left(\frac{AUX[9:0]}{1023}\right) \tag{7}
$$

$$
AUXN = I_{O(AUX)} \times \left(\frac{1023 - AUX[9:0])}{1023}\right) \tag{8}
$$

Table 39 "Auxiliary DAC transfer function" shows the output current as a function of the auxiliary DAC data.

Table 39. Auxiliary DAC transfer function *Default settings are shown highlighted.*

10.14 Output configuration

10.14.1 Basic output configuration

The use of a differentially-coupled transformer output provides optimum distortion performance (see Figure 13 "Differential output with transformer; $V_{\text{o}(\text{dif})(p-p)} = 1 \text{ V}$ "). In addition, it helps to match the impedance and provides electrical isolation.

The DAC1205D650 can operate up to 2 $V_{o(p-p)}$ differential outputs. In this configuration, it is recommended to connect the center tap of the transformer to a 62Ω resistor connected to the 3.3 V analog power supply, in order to adjust the DC common mode to approximately 2.7 V (see Figure 14 "Differential output with transformer; $V_{O(dif)(p-p)} = 2 V$ ").

10.14.2 DC interface to an AQM

When the system operation requires to keep the DC component of the spectrum, the DAC1205D650 can use a DC interface to connect to an Analog Quadrature Modulator (AQM). In this case, the offset compensation for LO cancellation can be made with the use of the digital offset control in the DAC.

Figure 15 provides an example of a connection to an AQM with a 1.7 V common mode input level.

Figure 16 provides an example of a connection to an AQM with a 3.3 V common mode input level.

The auxiliary DACs can be used to control the offset in a precise range or with precise steps.

Figure 17 provides an example of a DC interface with the auxiliary DACs to an AQM with a 1.7 V common mode input level.

Figure 18 provides an example of a DC interface with the auxiliary DACs to an AQM with a 3.3 V common mode input level.

The constraints to adjust the interface are the output compliance range of the DAC and the auxiliary DACs, the input common mode level of the AQM, and the offset correction range.

10.14.3 AC interface to an AQM

When the Analog Quadrature Modulator (AQM) common mode voltage is close to ground, the DAC1205D650 must be AC-coupled and the auxiliary DACs are needed for offset correction.

Figure 18 provides an example of a connection to an AQM with a 0.5 V common mode input level using auxiliary DACs.

10.15 Power and grounding

In order to obtain optimum performance, it is recommended that the 1.8 V analog power supplies on pins 5, 11, 71, 77 and 99 should not be connected with those on pins 70, 79, 81, 83, 93, 95 and 97 on the top layer.

To optimize the decoupling, the power supplies should be decoupled with the following pins:

- \bullet V_{DDD(1V8)}: pin 26 with 27; pin 32 with 33; pin 36 with 37; pin 40 with 39; pin 44 with 43 and pin 50 with 49.
- \bullet V_{DD(IO)(3V3)}: pin 16 with 17 and pin 60 with 59.
- \bullet V_{DDA(1V8)}: pin 5 with 4; pin 6 with 7; pin 11 with 10; pin 71 with 72; pin 77 with 78; pins 79, 81, 83 with 80, 82, 84; pins 93, 95, 97 with 92, 94, 96 and pin 99 with 98.
- $V_{DDA(3V3)}$: pin 1 with 100 and pin 75 with 76.

10.16 Alternative parts

The following alternative parts are available.

Table 40. Alternative parts

Integrated Device Technology DAC1205D650

Dual 12-bit DAC, up to 650 Msps; 2 4 and 8 interpolating

11. Package outline

Fig 20. Package outline SOT638-1 (HTQFP100)

12. Abbreviations

13. Glossary

Spurious-Free Dynamic Range (SFDR): — The ratio between the RMS value of the reconstructed output sine wave and the RMS value of the largest spurious observed (harmonic and non-harmonic, excluding DC component) in the frequency domain.

Intermodulation Distortion (IMD): — From a dual-tone digital input sine wave (these two frequencies being close together), the intermodulation distortion products IMD2 and IMD3 (respectively, 2nd and 3rd order components) are defined below.

IMD2 – The ratio of the RMS value of either tone to the RMS value of the worst 2nd order intermodulation product.

IMD3 – The ratio of the RMS value of either tone to the RMS value of the worst 3rd order intermodulation product.

Restricted Bandwidth Spurious-Free Dynamic Range — The ratio of the RMS value of the reconstructed output sine wave to the RMS value of the noise, including the harmonics, in a given bandwidth centered around f_{offset} .

Dual 12-bit DAC, up to 650 Msps; 2 \times **4** \times **and 8** \times **interpolating**

14. Revision history

15. Contact information

For more information or sales office addresses, please visit: **<http://www.idt.com>**

Integrated Device Technology DAC1205D650

Dual 12-bit DAC, up to 650 Msps; 2 4 and 8 interpolating

16. Contents

