

# High Performance ISM Band ASK/FSK/GFSK Transmitter IC

# **ADF7010**

#### **FEATURES**

Single Chip Low Power UHF Transmitter 902 MHz–928 MHz Frequency Band On-Chip VCO and Fractional-N PLL 2.3 V–3.6 V Supply Voltage Programmable Output Power –16 dBm to +12 dBm, 0.3 dB Steps Data Rates up to 76.8 kbps Low Current Consumption 28 mA at 8 dBm Output Power-Down Mode (<1 μA) 24-Lead TSSOP Package

#### **APPLICATIONS**

Low Cost Wireless Data Transfer Wireless Metering Remote Control/Security Systems Keyless Entry


#### GENERAL DESCRIPTION

The ADF7010 is a low power OOK/ASK/FSK/GFSK UHF transmitter designed for use in ISM band systems. It contains an integrated VCO and sigma-delta fractional-N PLL. The output power, channel spacing, and output frequency are programmable with four 24-bit registers. The fractional-N PLL enables the user to select any channel frequency within the U.S. 902 MHz–928 MHz band, allowing the use of the ADF7010 in frequency hopping systems.

It is possible to choose from the four different modulation schemes: Binary or Gaussian Frequency Shift Keying (FSK/GFSK), Amplitude Shift Keying (ASK), or On/Off Keying (OOK). The device also features a crystal compensation register that can provide  $\pm 1$  ppm resolution in the output frequency. Indirect temperature compensation of the crystal can be accomplished inexpensively using this register.

Control of the four on-chip registers is via a simple 3-wire interface. The devices operate with a power supply ranging from 2.3 V to 3.6 V and can be powered down when not in use.

# **FUNCTIONAL BLOCK DIAGRAM**



### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © Analog Devices, Inc., 2002

 $\textbf{ADF7010-SPECIFICATIONS}^{1} \quad (v_{DD} = 2.3 \text{ V to } 3.6 \text{ V, GND} = 0 \text{ V, } T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical specifications are at } V_{DD} = 3 \text{ V, } T_A = 25^{\circ}\text{C.})$ 

Parameter	Min	Typ	Max	Unit
RF CHARACTERISTICS				
Output Frequency Ranges				
U.S. ISM Band	902		928	MHz
Phase Frequency Detector Frequency	3.625		20	MHz @ 928 MHz
TRANSMISSION PARAMETERS				
Transmit Rate				
FSK	0.3		76.8	kbps
ASK	0.3		9.6	kbps
GFSK	0.3		76.8	kbps
Frequency Shift Keying				
FSK Separation <sup>2, 3</sup>	1		110	kHz, Using 3.625 MHz PFD
	4.88		620	kHz, Using 20 MHz PFD
Gaussian Filter βt		0.5		
Amplitude Shift Keying Depth			30	dB, Max Output Power 2 dBm
On/Off Keying			40	dB
Output Power				
Output Power Variation				
Max Power Setting	9	12		dBm, $V_{DD} = 3.6 \text{ V}$
		11		$dBm$ , $V_{DD} = 3.0 \text{ V}$
D 11 0 0'		9.5		dBm, $V_{DD}$ = 2.3 V
Programmable Step Size		0.0105		J.D.
-16 dBm to +12 dBm		0.3125		dB
LOGIC INPUTS				
V <sub>INH</sub> , Input High Voltage	$0.7 \times V_{DD}$			V
V <sub>INL</sub> , Input Low Voltage			$0.2 \times V_{DD}$	V
I <sub>INH</sub> /I <sub>INL</sub> , Input Current			±1	μΑ
C <sub>IN</sub> , Input Capacitance			10	pF
Control Clock Input			50	MHz
LOGIC OUTPUTS				
V <sub>OH</sub> , Output High Voltage	$DV_{DD} - 0.4$			V, I <sub>OH</sub> = 500 μA
V <sub>OL</sub> , Output Low Voltage	D.D.		0.4	V, I <sub>OL</sub> = 500 μA
CLK <sub>OUT</sub> Rise/Fall Time		16		ns, $F_{CLK} = 4.8$ MHz into 10 pF
CLK <sub>OUT</sub> Mark: Space Ratio		50:50		, service in the serv
POWER SUPPLIES				
Voltage Supply				
DV <sub>DD</sub>	2.3		3.6	V
Transmit Current Consumption	2.3		3.0	·
-20 dBm (0.01 mW)		12		mA
-10 dBm (0.1 mW)		15		mA
0 dBm (1 mW)		20		mA
+8 dBm (6.3 mW)		28		mA
+12 dBm (16 mW)		40		mA
Crystal Oscillator Block Current				
Consumption		190		μΑ
Regulator Current Consumption		380		μΑ
Power-Down Mode				'
Low Power Sleep Mode	I	0.2	1	μΑ

-2-REV. 0

Parameter	Min	Typ	Max	Unit
PHASE-LOCKED LOOP				
VCO Gain		80		MHz/V @ 915 MHz
Phase Noise (In-Band) <sup>4</sup>		-80		dBc/Hz @ 5 kHz Offset
Phase Noise (Out of Band) <sup>5</sup>		-100		dBc/Hz @ 1 MHz Offset
Spurious				100 kHz Loop BW
Integer Boundary <sup>6</sup>		-55		dBc, 50 kHz Loop
Reference		-50		dBc
Harmonics <sup>7</sup>			-14	dBc
Second Harmonic $V_{DD} = 3.0 \text{ V}$		-27	-18	dBc
Third Harmonic $V_{DD} = 3.0 \text{ V}$		-21	-18	dBc
All Other Harmonics			-35	dBc
REFERENCE INPUT				
Crystal Reference	3.625		20	MHz
External Oscillator	3.625		40	MHz
Input Level, High Voltage	$0.7 \times V_{DD}$			V
Input Level, Low Voltage			$0.2 \times V_{DD}$	V
FREQUENCY COMPENSATION				
Pull In Range of Register	1		100	ppm
PA CHARACTERISTICS				
RF Output Impedance				
High Range Amplifier		16 – j33		$\Omega$ , $Z_{REF} = 50 \Omega$
TIMING INFORMATION				
Chip Enabled to Regulator Ready <sup>7</sup>		50	200	μs
Crystal Oscillator to CLK <sub>OUT</sub> OK		2		ms, 19.2 MHz Xtal
TEMPERATURE RANGE, T <sub>A</sub>	-40	7 7	+85	°C

# NOTES

Specifications subject to change without notice.

REV. 0 -3-

NOTES

Operating temperature range is as follows:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

Frequency Deviation = (PFD Frequency × Mod Deviation)/ $2^{12}$ .

GFSK Frequency Deviation = (PFD Frequency ×  $2^{m}$ )/ $2^{12}$  where m = Mod Control.  $4^{12}\text{V}_{DD} = 3 \text{ V}$ , FPD = 19.2 MHz, PA = 8 dBm  $5^{12}\text{V}_{DD} = 3 \text{ V}$ , Loop Filter BW = 100 kHz  $6^{12}\text{Measured} > 1 \text{MHz}$  away from integer channel. See Successful Design with ADF7010 Transmitter application note.

<sup>&</sup>lt;sup>7</sup> Not production tested. Based on characterization.

# TIMING CHARACTERISTICS ( $V_{DD}=3~V~\pm10\%,~VGND=0~V,~T_A=25^{\circ}C,~unless~otherwise~noted.$ )

Parameter	Limit at T <sub>MIN</sub> to T <sub>MAX</sub> (B Version)	Unit	Test Conditions/Comments
$t_1$	10	ns min	DATA to CLOCK Setup Time
$t_2$	10	ns min	DATA to CLOCK Hold Time
$t_3$	25	ns min	CLOCK High Duration
$t_4$	25	ns min	CLOCK Low Duration
t <sub>5</sub>	10	ns min	CLOCK to LE Setup Time
$t_6$	20	ns min	LE Pulsewidth

Guaranteed by design but not production tested.




Figure 1. Timing Diagram

#### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

 $(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$ 

#### NOTES

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup>This device is a high performance RF integrated circuit with an ESD rating of <1 kV and it is ESD sensitive. Proper precautions should be taken for handling and

<sup>3</sup>GND = CPGND = RFGND = DGND = AGND = 0 V.

#### **ORDERING GUIDE**

Model	Temperature Range	Package Option
ADF7010BRU	-40°C to +85°C	RU-24 (TSSOP)


-4-

### CAUTION \_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADF7010 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# PIN CONFIGURATION



# PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Function
1	R <sub>SET</sub>	External Resistor to Set Charge Pump Current and Some Internal Bias Currents. Use 4.7 kΩ as default:
		$I_{CP MAX} = \frac{9.5}{R_{SET}}$
		So, with $R_{SET} = 4.7 \text{ k}\Omega$ , $I_{CPMAX} = 2.02 \text{ mA}$ .
2	$CPV_{DD}$	Charge Pump Supply. This should be biased at the same level as RFV <sub>DD</sub> and DV <sub>DD</sub> . The pin should be decoupled with a $0.1~\mu F$ capacitor as close to the pin as possible.
3	$CP_{GND}$	Charge Pump Ground
4	CP <sub>OUT</sub>	Charge Pump Output. This output generates current pulses that are integrated in the loop filter. The integrated current changes the control voltage on the input to the VCO.
5	CE	Chip Enable. A logic low applied to this pin powers down the part. This must be high for the part to function. This is the only way to power down the regulator circuit.
6	DATA	Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This is a high impedance CMOS input.
7	CLK	Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 24-bit shift register on the CLK rising edge. This is a high impedance CMOS input.
8	LE	Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four latches, the latch being selected using the control bits.
9	TxDATA	Digital data to be transmitted is input on this pin.
10	TxCLK	GFSK Only. This clock output is used to synchronize microcontroller data to the TxDATA pin of the ADF7010. The clock is provided at the same frequency as the data rate.
11	MUXOUT	This multiplexer output allows either the digital lock detect (most common), the scaled RF, or the scaled reference frequency to be accessed externally. Used commonly for system debug. See Function Register Map.
12	$D_{GND}$	Ground Pin for the RF Digital Circuitry
13	CLK <sub>OUT</sub>	The Divided Down Crystal Reference with 50:50 Mark-Space Ratio. May be used to drive the clock input of a microcontroller. To reduce spurious components in the output spectrum, the sharp edges can be reduced with a series RC. For 4.8 MHz output clock, a series 50 $\Omega$ into 10 pF will reduce spurs to < $-50$ dBc. Defaults on power-up to divide by 16.
14	OSC2	Oscillator Pin. If a single-ended reference is used (such as a TCXO), it should be applied to this pin. When using an external signal generator, a 51 $\Omega$ resistor should be tied from this pin to ground. The $\overline{\text{XOE}}$ bit in the R Register should set high when using an external reference.


REV. 0 -5-

# PIN FUNCTION DESCRIPTIONS (continued)


Pin No.	Mnemonic	Function
15	OSC1	Oscillator Pin. For use with crystal reference only. This is three-stated when an external reference oscillator is used.
16	$VCO_{GND}$	Voltage Controlled Oscillator Ground
17	TEST	Input to the RF fractional-N divider. This pin allows the user to connect an external VCO to the part. Disabling the internal VCO activates this pin. If the internal VCO is used, this pin should be grounded.
18	$\mathrm{DV}_{\mathrm{DD}}$	Positive Supply for the Digital Circuitry. This must be between 2.3 V and 3.6 V. Decoupling capacitors to the analog ground plane should be placed as close as possible to this pin.
19	$RF_{GND}$	Ground for Output Stage of Transmitter
20	RF <sub>OUT</sub>	The modulated signal is available at this pin. Output power levels are from -16 dBm to +12 dBm. The output should be impedance matched to the desired load using suitable components. See the Output RF Stage section.
21	$A_{GND}$	Ground Pin for the RF Analog Circuitry
22	VCO <sub>IN</sub>	The tuning voltage on this pin determines the output frequency of the Voltage Controlled Oscillator (VCO). The higher the tuning voltage the higher the output frequency.
23	$C_{VCO}$	A 0.22 $\mu$ F capacitor should be added to reduce noise on VCO bias lines. Tied to $C_{REG}$ pin.
24	$C_{REG}$	A 2.2 $\mu$ F capacitor should be added at $C_{REG}$ to reduce regulator noise and improve stability. A reduced capacitor will improve regulator power-on time but may cause higher spurious components.




# **Typical Performance Characteristics—ADF7010**




TPC 1. FSK Modulated Signal,  $F_{DEVIATION} = 58 \text{ kHz}$ , Data Rate = 19.2 kbps/s, 10 dBm




TPC 2. OOK Modulated Signal, Data Rate = 4.8 kbps/s, 4 dBm




TPC 3. Harmonic Levels at 10 dBm Output Power. See Figure 15.



TPC 4. PLL Settling Time, 902 MHz to 928 MHz,  $23 \mu s \, (\pm 400 \, \text{kHz})$ 




TPC 5. PFD Spurious/Fractional Spurious




TPC 6. In-Band Phase Noise


REV. 0 -7-




TPC 7. 1.6 MHz CLOCK<sub>OUT</sub> Waveform




TPC 8. Spurious Signal Generated by CLOCK<sub>OUT</sub>




TPC 9. N-Divider Input Sensitivity



TPC 10. Typical VCO Gain



TPC 11. PA Output Programmability,  $T_A = 25^{\circ}C$ 



TPC 12.  $I_{DD}$  vs.  $V_{DD}$  @ 10 dBm

-8- REV. 0

# **REGISTER MAPS**

### **RF R REGISTER**

RESI	ERVED		CLK	Соит		XOE		4-BIT F	r-VALUI	<b>=</b>			11-E	IT FRE	QUEN	CY ERF	ROR CO	DRREC	TION				TROL TS
DB23	DB22	322 DB21 DB20 DB19 DB18 DB17					DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
R2	R1	CL4	CL3	CL2	CL1	Х1	R4						F9	F8	F7	F6	F5	F4	F3	F2	F1	C2 (0)	C1 (0)

# **RF N REGISTER**

LD PRECISION	BAND			8-	-BIT IN	reger	-N							12-B	IT FRA	CTION	AL-N		<				TROL TS
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
LDP	V1	N8	N7	N6	N5	N4	N3	N2	N1	M12	M11	M10	М9	M8	M7	M6	M5	M4	М3	M2	M1	C2 (0)	C1 (1)

# MODULATION REGISTER

PRE- SCALER	IND			SK MC			M	ODULA	TION D	EVIATI	ON				POWE	R AMP	LIFIER			MODUL SCH	-	0011	TROL TS
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P1	IC2	IC1	мсз	MC2	MC1	D7	D6	D5	D4	D3	D2	D1	P7	P6	P5	P4	P3	P2	P1	S2	S1	C2 (1)	C1 (0)

# **FUNCTION REGISTER**

			TES	от мог	DES					MUX	OUT		VCO DISABLE	FAST	LOCK		RGE MP	DATA	CLK <sub>OUT</sub> ENABLE	PA	PLL	CONT BI	
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Т9	Т8	T7	T6	T5	T4	Т3	T2	T1	M4	МЗ	M2	M1	VP1	CP4	CP3	CP2	CP1	l1	PD3	PD2	PD1	C2 (1)	C1 (1)

REV. 0 -9-

# RF R REGISTER

RESE	RVED		CLK	Соит		XOE	,	4-BIT R	R-VALUI	E			11-E	BIT FRI	EQUEN	ICY ERI	ROR C	ORREC	TION				TROL TS	
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
R2	R1	CL4	CL3	CL2	CL1	Х1	R4	R3	R2	R1	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	C2 (0)	C1 (0)	
					X1 0 1	x			TOR O				1 1 1	) ) ) ) 		FFSET =		F3  1 1 0 0 0  RACTIC		F2  1 1 1		F1 1 0	+ + + + + + +	0 1
											R4		R3		R2		R1			DUNTEI E RATIO				
		•	<b>V</b>							4	0		0		1		0		2					
CL4	C	L3		CL2		CL1	DIV	CLK <sub>OU</sub>	IT ATIO		0		0 1		1 0		1 0		3 4					
0 0 0 0		0 0 0 1		0 1 1 0		1 0 1 0		2 4 6 8			1 1 1 1		1 1 1		0 0		0 1 0		12 13 14	3				
1		1		1		1		28 30																


-10- REV. 0

# RF N REGISTER

LD	VCO			8-	BIT IN	ITEGER	-N							12-B	IT FRA	CTION	AL-N						TROL
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
LDP	V1	N8	N7	N6	N5	N4	N3	N2	N1	M12	M11	M10	М9	M8	M7	М6	M5	M4	МЗ	M2	M1	C2 (0)	C1 (1)
														e.g. SIG	., SETT	ING F =	= 0 IN F 'HILE T	SK MC	DDE TUI	INTEG	ER V	ALUE	
						M12	2	M11		M10				МЗ	M	2	<b>M</b> 1			DULUS E RAT			
						0 0 0		0 0 0		0 0 0	:			1 1 1		0 0 1	0 1 0 .				P		
			1     1     1     1      1     0       1     1     1      1     0       1     1     1      1     1																	1092			
														47			1		•	1093			
						1		1		1				1			0			1094 1095			
			e.g., MODULUS DIVIDE															= 2048	-> FRA	CTION	1/2		
				N8		N7		N6		N5		N4	1	13	N2	!	N1			UNTE E RAT		]	
				0		0		0		1 0		1		1	1 0		1 0			31 32			
				0		0		1 1		0		0		0	0 1		1 0			33 34			
				.								,		.									
				.										.						•			
				1		1	47	1		1		1		1	0		1			253			
				1		1	1	1		1		1		1	1		0			254			
				1		1		1	4	1		1		1	1		1			255			
				4																		,	
	<b>∀</b> V1		BAND	7	1		J																
	0	902	ИНZ -928	1		V									_			↓					
	1	451	-464												P <sub>2</sub>	+ 3P + 3	3. FOR	PRESC	IS A M CALER DIVIDE (	= 8/9 T			
LDP	LC	OCK DE	ETECT	7																			
0		CYCLES																					


REV. 0 -11-

### **MODULATION REGISTER**



-12- REV. 0

# **FUNCTION REGISTER**



REV. 0 -13-

# **DEFAULT VALUES FOR REGISTERS**

# R REGISTER

RESE	ERVED		CLK	Соит		XOE	4-BIT R-VALUE			11-BIT FREQUENCY ERROR CORRECTION													
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	C2 (0)	C1 (0)

# **N REGISTER**

PRECISION	VCO BAND	8-BIT INTEGER-N										12-B	IT FRA	CTIONA	AL-N					CONTROL BITS			
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	C2 (0)	C1 (1)

# MODULATION REGISTER

PRE- SCALER	IND			SK MO			M	ODULA	TION D	EVIATION			POWER AMPLIFIER							MODULATION SCHEME		CONTROL BITS	
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	C2 (1)	C1 (0)

# **FUNCTION REGISTER**

	TEST MODES							MUX	ОИТ		VCO DISABLE	FAST	LOCK		RGE IMP	DATA	CLK <sub>OUT</sub> ENABLE	PA	PLL ENABLE		TROL TS		
DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	1	0	1	0	0	C2 (1)	C1 (1)

# CIRCUIT DESCRIPTION REFERENCE INPUT SECTION

The on-board crystal oscillator circuitry (Figure 2), allows the use of an inexpensive quartz crystal as the PLL reference. The oscillator circuit is enabled by setting  $\overline{\text{XOE}}$  low. It is enabled by default on power-up and is disabled by bringing CE low. Two parallel resonant capacitors are required for oscillation at the correct frequency; the value of these is dependent on the crystal specification. Errors in the crystal can be corrected using the Error Correction register within the R Register. A single-ended reference (TCXO, CXO) may be used. The CMOS levels should be applied to OSC2, with  $\overline{\text{XOE}}$  set high.




Figure 2. Oscillator Circuit on the ADF7010

### **CLK<sub>OUT</sub> DIVIDER AND BUFFER**

The  $CLK_{OUT}$  circuit takes the reference clock signal from the oscillator section above and supplies a divided down 50:50 mark-space signal to the  $CLK_{OUT}$  pin. An even divide from 2 to 30 is available. This divide is set by the 4 MSBs in the R register. On power-up, the  $CLK_{OUT}$  defaults to divide by 16.




Figure 3. CLK<sub>OUT</sub> Stage

The output buffer to  $CLK_{OUT}$  is enabled by setting Bit DB4 in the function register high. On power-up, this bit is set high. The output buffer can drive up to a 20 pF load with a 10% rise time at 4.8 MHz. Faster edges can result in some spurious feedthrough to the output. A small series resistor (50  $\Omega$ ) can be used to slow the clock edges to reduce these spurs at  $F_{CLK}$ .

### R COUNTER

The 4-bit R Counter divides the reference input frequency by an integer from 1 to 15. The divided down signal is presented as the reference clock to the phase frequency detector (PFD). The divide ratio is set in the R register. Maximizing the PFD frequency reduces the N-value. This reduces the noise multiplied at a rate of  $20 \log(N)$  to the output, as well as reducing occurrences of spurious components. The R register defaults to R = 1 on power-up.

# PRESCALER, PHASE FREQUENCY DETECTOR (PFD), AND CHARGE PUMP

The dual-modulus prescaler (P/P + 1) divides the RF signal from the VCO to a lower frequency that is manageable by the CMOS counters.

The PFD takes inputs from the R Counter and the N Counter (N = Int + Fraction) and produces an output proportional to the phase and frequency difference between them. Figure 4 is a simplified schematic.






Figure 4. PFD Stage

The PFD includes a delay element that sets the width of the antibacklash pulse. The typical value for this in the ADF7010 is 3 ns. This pulse ensures that there is no dead zone in the PFD transfer function and minimizes phase noise and reference spurs.

#### MUXOUT AND LOCK DETECT

The MUXOUT pin allows the user to access various internal points in the ADF7010. The state of MUXOUT is controlled by Bits M1 to M4 in the function register.

#### **REGULATOR READY**

This is the default setting on MUXOUT after the transmitter has been powered up. The power-up time of the regulator is typically 50  $\mu s$ . Since the serial interface is powered from the regulator, it is necessary for the regulator to be at its nominal voltage before the ADF7010 can be programmed. The status of the regulator can be monitored at MUXOUT. Once the REGULATOR READY signal on MUXOUT is high, programming of the ADF7010 may begin.

REV. 0 –15–




Figure 5. MUXOUT Stage

#### **Digital Lock Detect**

Digital lock detect is active high. The lock detect circuit is contained at the PFD. When the phase error on five consecutive cycles is less than 15 ns, lock detect is set high. Lock detect remains high until 25 ns phase error is detected at the PFD. Since no external components are needed for digital lock detect, it is more widely used than analog lock detect.

## **Analog Lock Detect**

This N-channel open-drain lock detect should be operated with an external pull-up resistor of 10 k $\Omega$  nominal. When lock has been detected, this output will be high with narrow low going pulses.

## **VOLTAGE REGULATOR**

The ADF7010 requires a stable voltage source for the VCO and modulation blocks. The on-board regulator provides 2.2 V using a band gap reference. A 2.2  $\mu F$  capacitor from  $C_{REG}$  to ground is used to improve stability of the regulator over a supply from 2.3 V to 3.6 V. The regulator consumes less than 400  $\mu A$  and can only be powered down using the chip enable (CE) pin. Bringing the chip enable pin low disables the regulator and also erases all values held in the registers. The serial interface operates off the regulator supply; therefore, to write to the part, the user must have CE high. Regulator status can be monitored using the Regulator Ready signal from MUXOUT.

# LOOP FILTER

The loop filter integrates the current pulses from the charge pump to form a voltage that tunes the output of the VCO to the desired frequency. It also attenuates spurious levels generated by the PLL. A typical loop filter design is shown in Figure 6.




Figure 6. Typical Loop Filter Configuration— Third Order Integrator

In FSK, the loop should be designed so that the loop bandwidth (LBW) is approximately 5 times the data rate. Widening the LBW excessively reduces the time spent jumping between frequencies but may cause insufficient spurious attenuation.

For ASK systems, the wider the loop BW the better. The sudden large transition between two power levels will result in VCO pulling and can cause a wider output spectrum than is desired. By widening the loop BW to >10 times the data rate, the amount of the VCO pulling is reduced, since the loop will settle quickly back to the correct frequency. The wider LBW may restrict the output power and data rate of ASK based systems, compared with FSK based systems.

Narrow loop bandwidths may result in the loop taking long periods of time to attain lock. Careful design of the loop filter is critical in obtaining accurate FSK/GFSK modulation.

For GFSK, it is recommended that an LBW of 2.0 to 2.5 times the data rate be used to ensure sufficient samples are taken of the input data while filtering system noise.

-16- REV. 0

### **VOLTAGE CONTROLLED OSCILLATOR (VCO)**

An on-chip VCO is included on the transmitter. The VCO converts the control voltage generated by the loop filter into an output frequency that is sent to the antenna via the power amplifier (PA). The VCO has a typical gain of 80 MHz/V and operates from 900 MHz–940 MHz. The PD1 bit in the function register is the active high bit that turns on the VCO. A frequency divide by 2 is included to allow operation in the lower 450 MHz band. To enable operation in the lower band, the V1 bit in the N Register should be set to 1.

The VCO needs an external 220 nF between the VCO and the regulator to reduce internal noise.




Figure 7. Voltage Controlled Oscillator

#### RF OUTPUT STAGE

The RF output stage consists of a DAC with a number of current sources to adjust the output power level. To set up the power level:

FSK GFSK: The output power is set using the modulation register by entering a 7-bit number into the bits P1-P7. The two MSBs set the range of the output stage, while the five LSBs set the output power in the selected range.

ASK: The output power as set up for FSK is the output power for a TxDATA of 1. The output power for a zero data bit is set up the same way but using the bits D1–D7.

The output stage is powered down by setting bit PD2 in the Function register to zero.




Figure 8. Output Stage

#### SERIAL INTERFACE

The serial interface allows the user to program the four 24-bit registers using a 3-wire interface. (CLK, Data, and Load Enable).

The serial interface consists of a level shifter, 24-bit shift register, and four latches. Signals should be CMOS compatible. The serial interface is powered by the regulator, and therefore is inactive when CE is low.

Table I. C2, C1 Truth Table

C2	C1	Data Latch
0	0	R Register
0	1	N Register
1	0	Modulation Register
1	1	Function Register

Data is clocked into the shift register, MSB first, on the rising edge of each clock (CLK). Data is transferred to one of four latches on the rising edge of LE. The destination latch is determined by the value of the two control bits (C2 and C1). These are the two LSBs, DB1 and DB0, as shown in the timing diagram of Figure 1.




Figure 9. Output Stage Matching

REV. 0 -17-




Figure 10. Output Impedance on Smith Chart

# FRACTIONAL-N

# N COUNTER AND ERROR CORRECTION

The ADF7010 consists of a 15-bit sigma-delta fractional N divider. The N Counter divides the output frequency to the output stage back to the PFD frequency. It consists of a prescaler, integer, and fractional part.

The prescaler can be 4/5 or 8/9. The spurious performance is better with a 4/5 prescaler, and the N-value can be lower since  $N_{MIN}$  is  $P^2 + 3P + 3$ .

The output frequency of the PLL is:

PFD Frequency 
$$\times \frac{Int + (2^3 \times Fractional) + Error}{2^{15}}$$




Figure 11. Fractional-N PLL

# Fractional-N Registers

The fractional part is made up of a 15-bit divide, made up of a 12-bit N value in the N Register summed with a 10-bit (plus sign bit) in the R-Register that is used for error correction, as shown in Figure 12.




Figure 12. Fractional Components

The resolution of each register is the smallest amount that the output frequency can be changed by changing the LSB of the register.

### **Changing the Output Frequency**

The fractional part of the N Register changes the output frequency by:

$$\frac{(F_{PFD})(N\text{-}Register\,Value)}{2^{12}}$$

The frequency error correction contained in the R Register changes the output frequency by:

$$\frac{(F_{PFD})(Frequency\ Error\ Correction\ Value)}{2^{15}}$$

By default, this will be set to 0. The user can calibrate the system and set this by writing a twos complement number to Bits F1–F11 in the R Register. This can be used to compensate for initial error, temperature drift, and aging effects in the crystal reference.

#### Integer N Register

The integer part of the N-Counter contains the prescaler and A and B counters. It is eight bits wide and offers a divide of  $P^2 + 3P + 3$  to 255.

The combination of the integer (255) and the fractional (31767/31768) give a maximum N Divider of 256. The minimum PFD usable is:

$$F_{PFD}(\min) = \frac{Maximum\ Output\ Frequency\ Required}{(255+1)}$$

For use in the U.S. 902 MHz–928 MHz band, there is a restriction to using a minimum PFD of 3.625 MHz to allow the user to have a center frequency of 928 MHz.

#### **PFD Frequency**

The PFD frequency is the number of times a comparison is made between the reference frequency and the feedback signal from the output.

The higher the PFD frequency, the more often a comparison is made at the PFD. This also allows a wider loop bandwidth without compromising stability. This means that the frequency lock time will be reduced when jumping from one frequency to another by increasing the PFD.

-18- REV. 0

The N divide in the integer part is also reduced. This results in less noise being multiplied from the PFD to the output, resulting in better phase noise for higher PFDs.

Increasing the PFD reduces your resolution at the output.

#### MODULATION SCHEMES

#### Frequency Shift Keying (FSK)

Frequency shift keying is implemented by setting the N value for the center frequency and then toggling this with the TxDATA line. The deviation from the center frequency is set using Bits D1–D7 in the Modulation register. The deviation from the center frequency in Hz is:

$$\frac{F_{DEVIATION}(Hz) = Modulation \ Number \times F_{PFD}}{2^{12}}$$

The modulation number is a number from 1 to 127. FSK is selected by setting Bits S1 and S2 to zero in the modulation register.




Figure 13. FSK Implementation

# Gaussian Frequency Shift Keying (GFSK)

Gaussian frequency shift keying reduces the bandwidth occupied by the transmitted spectrum by digitally prefiltering the TxDATA. A TxCLK output line is provided from the ADF7010 for synchronization of TxDATA from the microcontroller. The TxCLK line may be connected to the clock input of an external shift register that clocks data to the transmitter at the exact data rate.




Figure 14. TxCLK Pin Synchronizing Data for GFSK

### Setting up the ADF7010 for GFSK

To set up the frequency deviation, set the PFD and the mod control Bits MC1 to MC3:

$$GFSK_{DEVIATION}(Hz) = \frac{2^m \times F_{PFD}}{2^{12}}$$

where m is mod control.

To set up the GFSK data rate:

$$Data\ Rate(bits/s) = \frac{F_{PFD}}{Divider\ Factor \times Index\ Counter}$$

For further information, refer to the *Using GFSK on the ADF7010* application note.

#### Amplitude Shift Keying (ASK)

Amplitude shift keying is implemented by switching the output stage between two discrete power levels. This is implemented by toggling the DAC, which controls the output level between two 7-bit values set up in the Modulation register. A zero TxDATA bit sends Bits D1-D7 to the DAC. A high TxDATA bit sends Bits P1-P7 to the DAC. A maximum modulation depth of 30 dB is possible. ASK is selected by setting Bit S2 = 1 and Bit S1 = 0.

## On-Off Keying (OOK)

On-off keying is implemented by switching the output stage to a certain power level for a high TxDATA bit and switching the output stage off for a zero. Due to feedthrough effects, a maximum modulation depth of 33 dB is specified. For OOK, the transmitted power for a high input is programmed using Bits P1-P7 in the Modulation register. OOK is selected by setting Bits S1 and S2 to 1 in the modulation register.

# CHOOSING CHANNELS FOR BEST SYSTEM PERFORMANCE

The fractional-N PLL allows the selection of any channel within 902 MHz to 928 MHz to a resolution of < 100 Hz, as well as facilitating frequency hopping systems. The use of the ADF7010 in accordance with FCC Part 15.247, allows for improved range by allowing power levels up to 1 W, and greater interference avoidance by changing the RF channel on a regular basis.

Careful selection of the RF transmit channels must be made to achieve best spurious performance. The architecture of Fractional-N results in some level of the nearest integer channel moving through the loop to the RF output. These "beat-note" spurs are not attenuated by the loop if the desired RF channel and the nearest integer channel are separated by a frequency of less than the loop BW.

The occurrence of beat-note spurs is rare, as the integer frequencies are at multiples of the reference, which is typically > 10 MHz.

The beat-note spurs can be significantly reduced in amplitude by avoiding very small or very large values in the fractional register. By having a channel 1 MHz away from an integer frequency, a 100 kHz loop filter will reduce the level to < -45 dBc. When using an external VCO, the Fast Lock (bleed) function will reduce the spurs to < -60 dBc for the same conditions above.

REV. 0 –19–





Figure 15. Application Diagram

# **OUTLINE DIMENSIONS**

# 24-Lead Thin Shrink Small Outline Package [TSSOP]

(RU-24)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-153AD