



General Description

The MAX5950 is a 12V pulse-width modulated (PWM), step-down, DC-DC controller with integrated hot-swap controller. The device operates over the 8V to 16V inputvoltage range or 5V ±10% and provides an adjustable output from 0.8V to 5.5V. The device delivers up to 10A of load current with excellent load-and-line regulation. The MAX5950 is optimized for PCle® ExpressModule™ power-management application.

The MAX5950 features a hot-swap controller that provides inrush current control during module insertion and removal, as well as short-circuit protection during normal operation. The MAX5950 features an internal charge pump that provides the gate drive for an external n-channel MOSFET. A DCENO logic output indicates the completion of the inrush cycle.

The MAX5950 PWM section utilizes a voltage-mode control scheme for good noise immunity and offers external compensation, allowing for maximum flexibility with a wide selection of inductor values and capacitor types. The device operates at a fixed switching frequency that is programmable from 100kHz to 1MHz and can be synchronized to an external clock signal through the SYNCIN input. The device includes undervoltage lockout (UVLO) and digital soft-start. Protection features include lossless valley-mode current limit, hiccup-mode output short-circuit protection, and thermal shutdown.

The MAX5950 is available in a space-saving 5mm x 5mm, 32-pin thin QFN package and is specified for operation over the -40°C to +85°C extended temperature range. Refer to the MAX5951 data sheet for a pincompatible, general-purpose PWM controller.

Applications

PCIe ExpressModule

General 12V-Input PWM Controllers with Hot-Swap

Blade Servers

RAID

Base Stations

Work Stations

PCIe is a registered trademark and ExpressModule is a trademark of PCI-SIG Corp.

Features


- ♦ 8V to 16V or 5V ±10% Input-Voltage Range
- ♦ Integrated Hot-Swap Controller
- **♦ Lossless Valley-Mode Current Sensing**
- ♦ Output Voltage Adjustable from 0.8V to 5.5V
- ♦ Voltage-Mode Control
- **♦** External Compensation for Maximum Flexibility
- ♦ Digital Soft-Start
- ♦ Sequencing or Ratiometric Tracking
- ♦ Startup Synchronization
- ♦ Programmable PGOOD Output
- Programmable Switching Frequency from 100kHz to 1MHz
- External Frequency Synchronization
- ♦ SYNCIN and SYNCOUT Enable 180° Out-of-Phase Operation
- ◆ Thermal Shutdown and Short-Circuit Protection
- ♦ Space-Saving 5mm x 5mm, 32-Pin TQFN Package

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX5950ETJ+	-40°C to +85°C	32 TQFN-EP*	T3255-4

⁺Denotes lead-free package.

Pin Configuration



MIXIM

Maxim Integrated Products 1

^{*}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

IN to AGND HSENSE, PWM_IN to AGND GATE to AGND	0.3V to $(V_{IN} + 0.3V)$
GATE to PWM_IN	
PWREN, PWRFLT, MPWRGD, HUVLO, PC	AI, DCENO
to AGND	0.3V to +6V
BST to AGND	0.3V to +30V
BST to LX	0.3V to +6V
CS- to AGND0.3	$3V \text{ to } (V_{PWM_IN} + 0.3V)$
REG, DREG, PUVLO, DCENI, SYNCIN, TH	HRESH,
SENSE to AGND	0.3V to +6V
RT, ILIM, STARTUP, PGOOD, FB, CS+ to SYNCOUT, COMP to AGND	

DL to PGND	0.3V to (VDREG + 6V)
DH to LX	0.3V to (V _{BST} + 0.3V)
PGND to AGND	0.3V to +0.3V
Input Current (any pin)	±50mA
Continuous Power Dissipation	
32-Pin TQFN (derate 34.5 mW/°C a	bove +70°C)2758.6mW
32-Pin TQFN (θJA)	+29°C/W
32-Pin TQFN (θ _{JC})	2.1°C/W
Operating Ambient Temperature Ran	nge40°C to +85°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = V_{PWM_IN} = 12V \text{ or } V_{IN} = V_{PWM_IN} = V_{REG} = 5V, \ V_{DREG} = V_{REG}, \ V_{PGND} = 0V, \ V_{SYNCIN} = 0V, \ R_{RT} = 100k\Omega, \ R_{ILIM} = 60k\Omega, \ C_{REG} = 2.2\mu F, \ T_A = T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \ unless \text{ otherwise noted.}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
			8		16	
Input-Voltage Range	VIN	V _{IN} = V _{PWM} _IN = V _{REG} = V _{DREG} (Note 2)	4.5		5.5	V
Standby Supply Current		V _{IN} = 16V, V _{PWM_IN} = V _{HUVLO} = 0V		1.0	1.6	mA
Quiescent Supply Current		$V_{IN} = V_{PWM_IN} = 16V, V_{FB} = 0.9V$		2.3	3.7	mA
Switching Supply Current		$V_{IN} = V_{PWM_IN} = 16V, V_{FB} = 0V$		6	9	mA
HOT-SWAP UVLO						_
Default Hot-Swap Undervoltage Lockout Threshold		V _{IN} rising	6.7		7.3	V
Hot-Swap UVLO Hysteresis				0.7		V
HUVLO Threshold	VHUVLO	V _{HUVLO} rising	1.202	1.220	1.238	V
HUVLO Hysteresis				122		mV
HUVLO Input Impedance			180	310	500	kΩ
HOT-SWAP PWREN CONTROL						
PWREN Input High-Level Voltage			2			V
PWREN Input Low-Level Voltage					8.0	V
PWREN Input Hysteresis				260		mV
PWREN Input Pullup Resistance			50	100	160	kΩ
PWREN Clamp Voltage		IPWREN = 1mA		4.8		V
PWREN High-to-Low Deglitch Time			6.5	10.5	15.0	ms
HOT-SWAP CIRCUIT-BREAKER	COMPARAT	OR				
Circuit-Breaker Threshold	V _C B	VIN - VHSENSE	553	613	673	mV
HSENSE Input Bias Current		V _{HSENSE} = 12V	-1		+1	μΑ
HOT-SWAP GATE CONTROL						
GATE Charge Current	IGATE		4	5	6	μΑ
GATE High Voltage		VGATE - VPWM_IN, sourcing 1µA	4.7	5.4	6.1	V

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = V_{PWM_IN} = 12V \text{ or } V_{IN} = V_{PWM_IN} = V_{REG} = 5V, \ V_{DREG} = V_{REG}, \ V_{PGND} = 0V, \ V_{SYNCIN} = 0V, \ R_{RT} = 100k\Omega, \ R_{ILIM} = 60k\Omega, \ C_{REG} = 2.2\mu F, \ T_A = T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \ unless otherwise noted. Typical values are at T_A = T_J = +25^{\circ}C.) \ (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GATE Pulldown Resistance		Sinking 1mA to AGND			40	Ω
Hot-Swap FET Enhancement Threshold		V _{GATE} rising	3.45	4.0	4.65	٧
Hot-Swap FET Enhancement Hysteresis				70		mV
HOT-SWAP LOGIC OUTPUTS		•	•			,
DCENO Internal Pullup Current				10		μΑ
PWRFLT, MPWRGD Input Leakage			-1		+1	μΑ
PWRFLT, MPWRGD, DCENO Output Voltage Low		Sinking 2.4mA			50	mV
MPWRGD Power-On-Reset Time			100	165	250	ms
HOT-SWAP LOGIC INPUTS		1	l			I
PGI Input High-Level Voltage			2			V
PGI Input Low-Level Voltage					0.8	V
PGI Input Hysteresis				260		mV
PGI Blanking Time from DCENO High			100	165	250	ms
PWM UVLO		1				I
Default PWM Undervoltage Lockout Threshold		V _{PWM_IN} rising	6.7		7.3	V
PWM Undervoltage Lockout Hysteresis				0.7		V
PUVLO Threshold	V _{PUVLO}	V _{PUVLO} rising	1.202	1.22	1.238	V
PUVLO Hysteresis				122		mV
PUVLO Input Impedance			180	310	500	kΩ
PWM DCENI CONTROL			-			•
DCENI Comparator Input Common-Mode Range			0		3	V
DCENI Comparator Offset		VDCENI - VTHRESH	-10		+10	mV
DCENI Comparator Hysteresis				100		mV
DCENI Input Current			-1		+1	μΑ
THRESH Operating Voltage Range			0.6		2.5	V
TUDESLIL		V _{THRESH} > 0.6V	-1.5		+1.0	
THRESH Input Current		V _{THRESH} < 0.3V	-5		+1	μΑ
Default DCENI Threshold	_	V _{THRESH} < 0.3V	1.202	1.22	1.238	V
PWM PGOOD OUTPUT						
SENSE Threshold		V _{SENSE} rising	788	800	812	mV
SENSE Hysteresis				100		mV

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = V_{PWM_IN} = 12V \text{ or } V_{IN} = V_{PWM_IN} = V_{REG} = 5V, \ V_{DREG} = V_{REG}, \ V_{PGND} = 0V, \ V_{SYNCIN} = 0V, \ R_{RT} = 100k\Omega, \ R_{ILIM} = 60k\Omega, \ C_{REG} = 2.2\mu F, \ T_A = T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \ unless otherwise noted. Typical values are at T_A = T_J = +25^{\circ}C.) \ (Note 1)$

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS
SENSE Input Bias Current				-1		+1	μΑ
PGOOD Internal Pullup Current					10		μΑ
PGOOD Output-Voltage Low		$I_{PGOOD} = -2.4mA$				50	mV
INTERNAL VOLTAGE REGULAT	ГOR						
Output-Voltage Set Point	VREG			4.7		5.3	V
Line Regulation		V _{PWM_IN} = 8V to 16	SV			1	mV/V
Load Regulation		$I_{REG} = 0 \text{ to } 50\text{mA}$				150	mV
PWM OSCILLATOR							
Oscillator Frequency Range	fsw	V _{SYNCIN} = 0V, f _{SW}	= 5 x 10 ¹⁰ / R _{RT} Hz	100		1000	kHz
		T T 0500	f _{SW} ≤ 500kHz	-2.5		+2.5	
		$T_A = T_J = +25^{\circ}C$	fsw > 500kHz	-4		+4	0/
Oscillator Accuracy		T _A = T _J =	f _{SW} ≤ 500kHz	-3.5		+3.5	%
		-40°C to +85°C	fsw > 500kHz	-5		+5	
RT Voltage	V _{RT}	$50k\Omega \le R_{RT} \le 500ks$	Ω		2		V
Maximum Duty Cycle		VSYNCIN = 0V, VPW	M IN = 12V	82	88		%
SYNCIN High Level Voltage				2.1			V
SYNCIN Low Level Voltage						0.8	V
SYNCIN Pulldown Resistor				50	100	150	kΩ
SYNCIN Rising to SYNCOUT Falling Delay					10		ns
SYNCIN Falling to SYNCOUT Rising Delay					30		ns
Maximum SYNCIN Frequency				1			MHz
SYNCOUT Voltage High	VHSYNCOUT	ISYNCOUT = +1.2m	4	V _{REG} - 0	.1		V
SYNCOUT Voltage Low	VLSYNCOUT	ISYNCOUT = -2.4mA				50	mV
PWM ERROR AMPLIFIER	•	•					
FB Input Range				0		V _{REF}	V
FB Input Current				-250		+250	nA
COMP Output-Voltage Range		$I_{COMP} = -500\mu A$ to	+500μΑ	0.25	V	REG - 0.5	V
Open-Loop Gain					80		dB
Unity-Gain Bandwidth	fgBW				2.5		MHz
Reference Voltage	V _{REF}	ICOMP = -500µA to	+500μΑ	792	800	808	mV
PWM COMPARATOR							
Comparator Offset Voltage					0.3		V
Comparator Propagation Delay					40		ns
PWM DIGITAL SOFT-START							
Soft-Start Duration					1024		Clocks
Reference Voltage Steps					128		Steps
Helelelice vollage steps					6.3		mV
				_			

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = V_{PWM_IN} = 12V \text{ or } V_{IN} = V_{PWM_IN} = V_{REG} = 5V, \ V_{DREG} = V_{REG}, \ V_{PGND} = 0V, \ V_{SYNCIN} = 0V, \ R_{RT} = 100k\Omega, \ R_{ILIM} = 60k\Omega, \ C_{REG} = 2.2\mu F, \ T_A = T_J = -40^{\circ}C \text{ to } +85^{\circ}C, \ unless \text{ otherwise noted.}$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PWM RAMP GENERATOR	·					I
Ramp Amplitude				1.8		V
PWM CURRENT-LIMIT COMPAR	ATOR AND	HICCUP MODE				•
Cycle-by-Cycle Valley Current- Limit Threshold Adjustment Range		Limit = V _{ILIM} / 10	50		350	mV
Cycle-by-Cycle Valley Current-		$V_{ILIM} = 0.5V$	44.5		55.5	mV
Limit Threshold Tolerance		V _{ILIM} = 3.5V	330		366	IIIV
ILIM Reference Current		$V_{ILIM} = 0 \text{ to } 3.5V, T_A = T_J = +25^{\circ}C$	19	20	21	μΑ
ILIM Reference Current Tempco				3333		ppm/°C
CS+, CS- Input Bias Current		$V_{CS+} = 0V$, $V_{CS-} = -0.3V$, current out of the CS_	-1		+20	μΑ
PWM HICCUP MODE						
Number of Cumulative Current- Limit Events to Hiccup	N _{CL}			8		Clocks
Number of Consecutive Non- Current Limit Cycles to Clear N _{CL}	NCLR			3		Clocks
Hiccup Timeout	N _H T			512		Clocks
PWM STARTUP INPUT						
STARTUP Threshold	V _{SUT}	V _{SUT} rising	1.1		1.9	V
STARTUP Threshold Hysteresis				250		mV
Internal Pullup Current	ISTART			10		μΑ
STARTUP Output Voltage Low		ISTARTUP = -2.4mA			50	mV
PWM DH DRIVER						
Peak Source Current		V _{DH,LX} = 0V, pulse width < 100ns, V _{BST, LX} = 5V		2		А
Peak Sink Current		V _{DH,LX} = 5V, pulse width < 100ns, V _{BST,LX} = 5V		2		А
DH Resistance Sourcing		$I_{DH} = 50$ mA, $V_{BST, LX} = 5V$		1	3	Ω
DH Resistance Sinking		$I_{DH} = -50$ mA, $V_{BST, LX} = 5V$		1	3	Ω
PWM DL DRIVER						
Peak Source Current		V _{DL} = 0V, pulse width < 100ns, V _{DREG} = 5V		2		А
Peak Sink Current		$V_{DL} = 5V$, pulse width < 100ns, $V_{DREG} = 5V$		2		А
DL Resistance Sourcing		I _{DL} = 50mA, V _{DREG} = 5V		1	3	Ω
DL Resistance Sinking		$I_{DL} = -50$ mA, $V_{DREG} = 5$ V		1	3	Ω
Break-Before-Make Time				25		ns
THERMAL SHUTDOWN						
Thermal-Shutdown Temperature		T _J rising		+135		°C
Thermal-Shutdown Hysteresis				15		°C

Note 1: Limits at -40°C are guaranteed by design and are not production tested.

Note 2: For 5V applications, connect REG directly to PWM_IN.


Typical Operating Characteristics

 $(\textit{Typical Application Circuits}. V_{IN} = V_{PWM_IN} = 12V, V_{DREG} = V_{REG}, V_{PGND} = 0V, V_{SYNCIN} = 0V, R_{RT} = 49.9k\Omega, R_{ILIM} = 48.7k\Omega, C_{REG} = 2.2\mu F, T_{A} = +25^{\circ}C, unless otherwise noted.)$




Typical Operating Characteristics (continued)

 $(\textit{Typical Application Circuits}. V_{IN} = V_{PWM_IN} = 12V, V_{DREG} = V_{REG}, V_{PGND} = 0V, V_{SYNCIN} = 0V, R_{RT} = 49.9k\Omega, R_{ILIM} = 48.7k\Omega, C_{REG} = 2.2\mu F, T_{A} = +25^{\circ}C, unless otherwise noted.)$




Typical Operating Characteristics (continued)


 $(Typical\ Application\ Circuits.\ V_{IN} = V_{PWM_IN} = 12V,\ V_{DREG} = V_{REG},\ V_{PGND} = 0V,\ V_{SYNCIN} = 0V,\ R_{RT} = 49.9k\Omega,\ R_{ILIM} = 48.7k\Omega,\ C_{REG} = 2.2\mu F,\ T_A = +25^{\circ}C,\ unless\ otherwise\ noted.)$



Typical Operating Characteristics (continued)

 $(Typical\ Application\ Circuits.\ V_{IN} = V_{PWM_IN} = 12V,\ V_{DREG} = V_{REG},\ V_{PGND} = 0V,\ V_{SYNCIN} = 0V,\ R_{RT} = 49.9k\Omega,\ R_{ILIM} = 48.7k\Omega,\ C_{REG} = 2.2\mu F,\ T_A = +25^{\circ}C,\ unless\ otherwise\ noted.)$





STARTUP FAULT DCEN0 = DCENI1 = STARTUP_ 0V 5V/div VOUT1 1V/div 0V 0V PGI = PGOOD3 1V/div MPWRGD 2V/div 0V MPWRFLT 0V 40ms/div

OVERLOAD RESPONSE

MAXS950 to:25a

OUT1
11V/div

IOUT1
2A/div

LX
10V/div

DL
10V/div

STARTUP
5V/div


4µs/div


PWREN SWITCHING FROM HIGH TO LOW


PWREN SWITCHING FROM HIGH TO LOW OUT3 SHORTED TO PGND

OVERLOAD RESPONSE (HICCUP MODE)

20ms/div











Typical Operating Characteristics (continued)


 $(\textit{Typical Application Circuits}.\ V_{IN} = V_{PWM_IN} = 12V,\ V_{DREG} = V_{REG},\ V_{PGND} = 0V,\ V_{SYNCIN} = 0V,\ R_{RT} = 49.9k\Omega,\ R_{ILIM} = 48.7k\Omega,\ C_{REG} = 2.2\mu F,\ T_A = +25^{\circ}C,\ unless \ otherwise \ noted.)$




















_Pin Description

PIN	NAME	FUNCTION
1	PWM_IN	PWM Controller Input Voltage
2	PUVLO	PWM UVLO Divider Center Point. Use an external divider to override the internal PWM UVLO divider. The rising threshold is set to 1.220V with 122mV hysteresis. Leave PUVLO unconnected for the default PWM UVLO.
3	HSENSE	Hot-Swap Negative-Sense Input. Connect HSENSE close to the hot-swap FET source.
4	GATE	Hot-Swap Gate-Drive Output. Connect GATE to the gate of an external n-channel MOSFET.
5	IN	Supply Input Connection. Connect to an external voltage source from 8V to 16V. For 5V input application, connect IN = PWM_IN = REG to a 5V ±10% source. Connect an external divider from IN to PUVLO to AGND to lower the startup voltage. Connect an external divider from IN to HUVLO to AGND to override the hot-swap undervoltage lockout threshold.
6	HUVLO	Center Point of the Hot-Swap UVLO Divider. Use an external divider to override the internal hot-swap UVLO divider. The rising threshold is 1.220V with 120mV hysteresis. Leave HUVLO unconnected for the default hot-swap UVLO.
7	PWREN	Active-Low Power-Enable Input. Pull PWREN low for at least 10ms for the hot-swap to commence. Active-low PWREN is internally pulled high.
8	PWRFLT	Active-Low Power-Fault Output. This open-drain output latches low when a hot-swap or PWM fault occurs. Pulse PWREN high, then low or cycle the power supply to clear the latch.
9	MPWRGD	Active-Low Module Power-Good Output. This open-drain output goes low 165ms after the hot-swap is completed. MPWRGD indicates that both hot-swap and downstream DC-DC switchers are operating properly.
10	PGI	Power-Good Input. Connect PGI to the PGOOD outputs of the DC-DC switchers. PGI is used to indicate that all the output voltages of the DC-DC switchers are in range. PGI blanks for 165ms after the hot-swap is completed to allow for DC-DC startup. The hot-swap circuit shuts down if PGI is not pulled high before the blanking period ends.
11	DCENO	DC-DC Enable Output. This output goes high once the hot-swap is completed. Use DCENO to enable downstream DC-DC switchers.
12	DCENI	DC-DC Enable Input. DCENI must be above V _{THRESH} for the PWM controller to start. Connect to REG if not used.
13	THRESH	DC-DC Enable Input Threshold Set. Connect a resistive divider from REG to THRESH to AGND to set the DCENI threshold. Connect to ground for a default threshold of 1.220V.
14	AGND	Analog Ground Connection. Solder the exposed pad to a large AGND plane. Connect AGND and PGND together at one point near the input bypass capacitor return terminal.
15	SYNCOUT	Synchronization Output. SYNCOUT is a synchronization signal to drive the SYNCIN of a second MAX5950/MAX5951, if used. Leave SYNCOUT unconnected when not used.
16	SYNCIN	Synchronization Input. SYNCIN accepts the SYNCOUT from another MAX5950/MAX5951 and shifts switching by 180°, allowing the reduction of the input bypass capacitors. When used, drive with a frequency at least 20% higher than the frequency programmed through the RT pin. If phase staggering is desired, use 50% duty cycle. Connect SYNCIN to AGND when not used.
17	RT	Oscillator Timing Resistor Connection. Connect a $500k\Omega$ to $50k\Omega$ resistor from RT to AGND to program the switching frequency from 100kHz to 1MHz.
18	STARTUP	Startup Input. STARTUP coordinates simultaneous soft-start for multiple converters. See the <i>Tracking (STARTUP)</i> section.
19	PGOOD	Power-Good Output. PGOOD output goes high when SENSE is above V _{REF} and STARTUP is high.
20	COMP	Error Amplifier Output. Connect COMP to the compensation feedback network.



Pin Description (continued)

	T	
PIN	NAME	FUNCTION
21	FB	Feedback Regulation Point. Connect to the center tap of a resistive divider from the converter output to AGND to set the output voltage. The FB voltage regulates to the reference voltage.
22	SENSE	Output Voltage Sense. Connect a resistive divider from the converter output to SENSE to AGND to monitor the programmed output voltage. SENSE is compared to the internal reference, V _{REF} .
23	ILIM	Valley Current-Limit Set Output. Connect a $25k\Omega$ to $175k\Omega$ resistor, R_{ILIM} , from ILIM to AGND to program the valley current-limit threshold from 50mV to 350mV. ILIM sources $20\mu A$ out to R_{ILIM} . The resulting voltage divided by 10 is the valley current limit. Alternatively, a resistive divider from REG to ILIM to AGND can be used to set the valley current limit.
24	CS+	Positive Current-Sense Input. Connect CS+ to the synchronous MOSFET source (connected to PGND).
25	CS-	Negative Current-Sense Input. Connect CS- to the synchronous MOSFET drain (connected to LX).
26	PGND	Power-Ground Connection. Connect the input filter capacitor's negative terminal, the source of the synchronous MOSFET, and the output filter capacitor's return to PGND. Connect externally to AGND at a single point near the input capacitor return terminal.
27	DL	Low-Side Gate-Driver Output. DL is the gate-driver output for the synchronous MOSFET.
28	DREG	Gate-Drive Supply for the Low-Side MOSFET Driver. Connect externally to REG and anode of the boost diode.
29	LX	Source Connection of the High-Side MOSFET and Drain Connection of the Synchronous MOSFET. Connect the inductor and the negative side of the boost capacitor to LX.
30	DH	High-Side Gate-Driver Output. DH drives the gate of the high-side MOSFET.
31	BST	High-Side Gate-Driver Supply. Connect BST to the cathode of the boost diode and to the positive terminal of the boost capacitor.
32	REG	5V Regulator Output. Bypass with a 2.2µF ceramic capacitor to AGND.
_	EP	Exposed Pad. Connect the exposed pad to AGND.

Detailed Description

The MAX5950 is a PWM, step-down, DC-DC controller with integrated hot-swap controller. The device operates over the 8V to 16V or 5V $\pm 10\%$ (VIN = VPWM_IN = VREG) input-voltage range and provides an adjustable output from 0.8V to 5.5V. The device delivers up to 10A of load current with excellent load-and-line regulation.

The MAX5950 features a hot-swap controller that provides inrush current control during module insertion and removal, as well as short-circuit protection during normal operation. Normally, when a line card is plugged into a live backplane, the card's discharged filter capacitors provide a low impedance that can momentarily cause the main power supply to collapse. The MAX5950 provides inrush current limiting by slowly enhancing the pass transistor (nMOS) when the board is plugged in, allowing the system to stabilize safely. The device provides short-circuit protection by disconnecting the load

in the event of a fault condition. The MAX5950 features an internal charge pump that provides the gate drive for the external n-channel MOSFET.

The MAX5950 PWM controller utilizes a voltage-mode control scheme for good noise immunity and offers external compensation, allowing for maximum flexibility with a wide selection of inductor values and capacitor types. The device operates at a fixed switching frequency that is programmable from 100kHz to 1MHz and can be synchronized to an external clock signal through the SYNC input. The device includes UVLO and digital soft-start. Protection features include valley-mode current limit, hiccup-mode output short-circuit protection, and thermal shutdown.

The MAX5950 is optimized for PCIe ExpressModule power-management application. Table 1 shows the PCIe ExpressModule power-supply rail requirements.

Table 1. PCIe ExpressModule Power-Supply Rail Requirements

POWER RAIL	SINGLEWIDE	DOUBLEWIDE
+12V Bulk		
Voltage Tolerance	±15% (max)	±15% (max)
Continuous Current	2.08A (max)	4.17A (max)
Initial Hot-Plug Capacitance	5000pF (max)	5000pF (max)
Input Capacitance	500μF (max)	500μF (max)

POWER RAIL	SINGLEWIDE	DOUBLEWIDE
+3.3VAUX		
Voltage Tolerance	±10% (max)	±10% (max)
Continuous Current	475mA (max)	950mA (max)
Peak Precharge Current	475mA (peak)	950mA (peak)
Input Capacitance	150µF (max)	300µF (max)
Precharge Pin Timing	3ms (max)	3ms (max)

Notes For Table 1:

- 1. The +12V power hot-swap circuits are located on the module.
- 2. Currents during hot insertion do not exceed the module maximum continuous current.
- 3. The module and connector are not damaged during hot removal or insertion.
- 4. The +3.3VAUX power precharges the module's +3.3VAUX input capacitors during hot insertion through first precharge pin mating.
- 5. Peak precharge current during hot insertion is determined by the value of the precharge resistor. Single wide example: precharge resistor = $+3.3V/475mA = 7m\Omega$.
- 6. +3.3VAUX precharge pin timing is the maximum time guaranteed during hot insertion from the +3.3VAUX precharge pin mating to the main power pin's mating. The time constant with the maximum input capacitance and precharge resistor do not exceed 1/3 of the precharge pin timing.
- 7. Example: $150\mu F \times 7\Omega = 1 ms$ (which is 1/3 the maximum precharge pin timing of 3ms).
- 8. The maximum current slew rate for each add-in module is no more than 0.1A/µs.
- 9. Each add-in module limits its capacitance on each power rail at the backplane connector to that listed in the above table.
- 10. Continuous current = the highest averaged current value over any 1s period.

Hot-Swap Controller

Startup and Undervoltage Lockout

The startup period begins 10ms after V_{IN} exceeds the default hot-swap UVLO threshold (7V typ) and $\overline{\text{PWREN}}$ is low. This prevents the MAX5950 from turning on the external MOSFET until V_{IN} exceeds the lockout threshold for 10ms to protect the external MOSFET from insufficient gate-drive voltage. The 10ms timeout ensures that the board is fully plugged into the backplane and that IN is stable. Any negative input-voltage transient at IN below the UVLO threshold resets the device and initiates a new startup cycle.

Override the internal hot-swap UVLO divider by connecting a resistive divider from IN to HUVLO to AGND. The HUVLO threshold is 1.220V with 120mV hysteresis.

During startup, the MAX5950 limits the inrush current by controlling the external n-channel MOSFET gate voltage, thus slowly enhancing the MOSFET.

Normal Operation (Circuit Breaker)

In normal operation, the device provides short-circuit protection by monitoring the voltage drop across the onresistance of the n-channel MOSFET (V_{IN} - V_{HSENSE}), and comparing the voltage drop to the circuit-breaker

threshold, 600mV (typ). The MAX5950 quickly forces and latches the MOSFET off when the circuit-breaker threshold is reached.

DCENO, PWRFLT, MPWRGD

The MAX5950 integrates a DC-DC enable-output (DCENO) that goes high after hot-swapping is completed and PGI has been driven high. Use DCENO to enable downstream PWM controllers and allow a smooth transition from inrush to power mode.

The device features an open-drain power-good output (MPWRGD) that goes low 165ms after hot-swap is completed and PGI has been driven high. MPWRGD low indicates that both hot-swap and downstream DC-DC converters are operating properly.

The device includes an open-drain power-fault output (PWRFLT) that latches low when a fault is detected by the hot-swap controller. Possible faults include a circuit-breaker event, a thermal-shutdown event, or if PGI is not pulled high within 165ms after DCENO goes high. When such a fault is detected, the MAX5950 forces and latches off the inrush-controlled MOSFET, and DCENO goes low to shut down the DC-DC converters. Pulse PWREN high, then low or cycle the power supply to clear the latch.

PWREN, PGI

The active-low power-enable input, PWREN, is internally pulled high. Pull PWREN low for at least 10ms for the hot-swap to commence. Connect PGI to the PGOOD outputs of the DC-DC converters. PGI is used to indicate that all the output voltages of the DC-DC converters are in range. PGI blanks for 165ms after the hot-swap is completed to allow for the DC-DC converters to startup.

PWM Controller

PWM UVLO

VPWM_IN must exceed the default PWM UVLO threshold (7V typ) before any PWM operation can commence. The UVLO circuitry keeps the MOSFET drivers, oscillator, and all the internal circuitry shut down to reduce current consumption.

Override the internal PWM UVLO divider by connecting an external resistive divider from IN to PUVLO to AGND. The PUVLO threshold is 1.220V with 120mV hysteresis.

Digital Soft-Start

The MAX5950 soft-start feature allows the load voltage to ramp up in a controlled manner, eliminating output-voltage overshoot. Soft-start begins after VPWM_IN exceeds the UVLO threshold. The soft-start circuitry gradually ramps up the reference voltage. This controls the rate of rise of the output voltage and reduces input surge currents during startup. The soft-start duration is 1024 clock cycles. The output voltage is incremented through 128 equal steps. The output reaches regulation when soft-start is completed, regardless of output capacitance and load.

Internal Linear Regulator (REG)

REG is the output terminal of a 5V LDO, which is powered from PWM_IN and provides power to the IC. Bypass REG to GND with a 2.2µF ceramic capacitor. Place the capacitor physically close to the MAX5950 to provide good bypassing. REG is intended for powering only the internal circuitry and should not be used to supply power to external loads.

Low-Side MOSFET Driver Supply (DREG)

DREG is the supply input for the low-side MOSFET driver. Connect DREG to REG externally. Adding an RC filter (5Ω and $2.2\mu\text{F}$ ceramic capacitor) from REG to DREG filters out the high-peak currents of the MOSFET drivers.

High-Side MOSFET Driver Supply (BST)

BST supplies the power for the high-side MOSFET drivers. Connect the bootstrap diode from BST to DREG (anode at DREG and cathode at BST). Connect a bootstrap 1µF ceramic capacitor between BST and LX.

MOSFET Gate Drivers (DH, DL)

The high-side (DH) and low-side (DL) drivers drive the gates of the external n-channel MOSFETs. The drivers' 2A peak source-and-sink current capability provides ample drive to assure fast rise and fall times of the switching MOSFETs. Short rise and fall times minimize switching losses. For low-output voltage applications where the duty cycle is less than 50%, choose a high-side MOSFET (Q2) with a moderate RDS(ON). Choose a low-side MOSFET (Q1) with a very low RDS(ON).

The gate-driver circuitry also provides a break-beforemake time (25ns typ) to prevent shoot-through currents during transition.

Oscillator/Synchronization Input (SYNCIN)/ Synchronization Output (SYNCOUT)

Use an external resistor at RT to program the MAX5950 switching frequency from 100kHz to 1MHz.

Choose the appropriate resistor at RT to calculate the desired output switching frequency (fsw):

$$f_{SW}(Hz) = (5 \times 10^{10}) / R_{RT}(\Omega)$$

Connect an external clock (SYNCOUT from another MAX5950/MAX5951) at SYNCIN for external clock synchronization. For proper synchronization, the external frequency must be at least 20% higher than the frequency programmed through the RT input. If SYNCIN is 50% duty cycle, SYNCOUT is shifted by 180°, allowing the reduction of the DC-DC converter input bypass capacitor.

SYNCOUT is a synchronization signal that is used to drive the SYNCIN of a second MAX5950/MAX5951.

Tracking (STARTUP)

The STARTUP input in conjunction with digital soft-start provides simple ratiometric tracking. When using multiple MAX5950s/MAX5951s, in addition to connecting SYNCIN and SYNCOUT signals appropriately, connect the STARTUP of all the devices together. STARTUP synchonizes the soft-start of all the devices' references, and hence their respective output voltages track ratiometrically. See Figure 1 and the *Typical Operating Circuits*.

The STARTUP input has an internal 10µA pullup current, but can be driven by external logic. When using multiple converters, connect the STARTUP of all the devices together.




Figure 1. Tracking, STARTUP Sequencing, and PGOOD Sequencing Configurations

Startup Sequencing (DCENI, THRESH)

The DCENI input must be above VTHRESH for the PWM controller to start. By connecting the DCENI inputs of multiple devices together and having different start thresholds (VTHRESH_), the startup of the PWM controllers can be staggered to provide power sequencing.

Connect a resistive divider from REG to THRESH to AGND to set the start thresholds of each device between 0.6V and 2.5V. Connect THRESH to AGND to produce a default 1.220V threshold for DCENI. Connecting THRESH to REG disables the converter. See Figure 1 and the *Typical Operating Circuit*.

Power-Good Sequencing (PGOOD, SENSE)

The PGOOD outputs and DCENI inputs can be daisy-chained to generate power sequencing. The PGOOD output is pulled high when the voltage at SENSE is above V_{REF} (800mV typ). Connect a resistive divider from the power-supply output voltage to SENSE to AGND to set the power-good threshold. See Figure 1 and the *Typical Operating Circuits*.

Error Amplifier

The output of the internal error amplifier (COMP) is available for frequency compensation (see the *Compensation Design Guidelines* section). The inverting input is FB; the output is COMP. The error amplifier has an 80dB open-loop gain and a 2.5MHz GBW product. See the *Typical Operating Characteristics* section for the Open-Loop Gain and Phase vs. Frequency graph.

PWM Comparator

An internal ramp is compared against the output of the error amplifier to generate the PWM signal. The amplitude of the ramp, VRAMP, is 1.8V.

Output Short-Circuit Protection (Hiccup Mode)

The current-limit circuit employs a lossless valley current-limiting algorithm that uses the MOSFET's on-resistance as the current-sensing element. Once the high-side MOSFET turns off, the voltage across the low-side MOSFET is monitored. If the voltage across the low-side MOSFET (RDS(ON) x INDUCTOR) does not exceed the current-limit threshold, the high-side MOSFET turns on normally at the start of the next cycle. If the voltage across the low-side MOSFET exceeds the current-limit threshold just before the beginning of a new PWM cycle, the controller skips that cycle. During severe overload or short-circuit conditions, the switching frequency of the device appears to decrease because the on-time of the low-side MOSFET extends beyond a clock cycle.




Figure 2. Hiccup-Mode Block Diagram

If the current-limit threshold is exceeded for eight cumulative clock cycles (N_{CL}), the device shuts down (both DH and DL are pulled low) for 512 clock cycles (hiccup timeout) and restarts with a soft-start sequence. If three consecutive cycles pass without a current-limit event, the count of N_{CL} is cleared (Figure 2). Hiccup mode protects against continuous output short circuit.

Thermal-Overload Protection

The MAX5950 features an integrated thermal-overload protection with temperature hysteresis. Thermal-overload protection limits the total power dissipation in the device and protects it in the event of an extended thermal fault condition. When the die temperature exceeds +135°C, an internal thermal sensor shuts down the device, turning off the power MOSFETs and allowing the die to cool. After the die temperature falls by +15°C, the part restarts with a soft-start sequence.

Hot-Swap Controller Design Procedures

Setting the Undervoltage Lockout

Connect an external resistive divider from IN to HUVLO to AGND to override the internal hot-swap UVLO divider. The rising threshold at HUVLO is set to 1.220V with 120mV hysteresis. First, select the HUVLO to AGND resistor (R2), then calculate the resistor from IN to HUVLO (R1) using the following equation:

$$R1 = R2 \times \left[\frac{V_{IN}}{V_{HUVLO}} - 1 \right]$$

where V_{IN} is the input voltage at which the hot-swap controller needs to turn on, $V_{HUVLO} = 1.220V$, and R2 is chosen to be less than $20k\Omega$ (see Figure 3).

Leave HUVLO unconnected for the default hot-swap UVLO threshold. In this case, an internal voltage-divider monitors the supply voltage at IN and allows startup when IN rises above 7V (typ).




Figure 3. External Hot-Swap UVLO Divider

n-Channel MOSFET Selection

Select the external n-channel MOSFET according to the application's current level. The MOSFET's on-resistance (RDS(ON)) should be chosen low enough to have a minimum voltage drop at full load to limit the MOSFET power dissipation. High RDS(ON) can cause output ripple if the board has pulsing loads. Determine the device power-rating requirement to accommodate a short circuit on the board at startup.

In normal operation, the product of pass MOSFET RDS(ON) and I_{IN} should not exceed the circuit-breaker threshold (600mV).

PWM Controller Design Procedures

Setting the Undervoltage Lockout

Connect an external resistive divider from PWM_IN to PUVLO to AGND to override the internal PWM UVLO divider. The rising threshold at PUVLO is set to 1.220V with 120mV hysteresis. First, select the PUVLO to AGND resistor (R2), then calculate the resistor from PWM_IN to PUVLO (R1), using the following equation:

$$R1 = R2 \times \left[\frac{V_{PWM_IN}}{V_{PUVLO}} - 1 \right]$$

where V_{PWM_IN} is the input voltage at which the converter needs to turn on, V_{PUVLO} = 1.220V, and R2 is chosen to be less than $20k\Omega$ (see Figure 4).

Leave PUVLO unconnected for the default PWM UVLO threshold. In this case, an internal voltage-divider monitors the supply voltage at PWM_IN and allows startup when PWM_IN rises above 7V (typ).




Figure 4. External PWM UVLO Divider

Setting the Output Voltage

Connect a resistive divider from OUT to FB to AGND to set the output voltage. First, calculate the resistor from OUT to FB using the guidelines in the *Compensation Design Guidelines* section. Once R3 is known, calculate R4 using the following equation:

$$R4 = \frac{R3}{\left[\frac{V_{OUT}}{V_{FB}} - 1\right]}$$

where $V_{FB} = 0.8V$.

Inductor Selection

Three key inductor parameters must be specified for operation with the MAX5950: inductance value (L), peak inductor current (IPEAK), and inductor saturation current (ISAT). The minimum required inductance is a function of operating frequency, input-to-output voltage differential, and the peak-to-peak inductor current (ΔIP-P). Higher ΔIP-P allows for a lower inductor value. A lower inductance value minimizes size and cost and improves large-signal and transient response, but reduces efficiency due to higher peak currents and higher peak-topeak output voltage ripple for the same output capacitor. A higher inductance increases efficiency by reducing the ripple current; however, resistive losses due to extra wire turns can exceed the benefit gained from lower ripple current levels, especially when the inductance is increased without also allowing for larger inductor dimensions. A good rule of thumb is to choose ΔIP-P equal to 30% of the full-load current. Calculate the inductor using the following equation:

$$L = \frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{P-P}}$$

VIN and VOUT are typical values so that efficiency is optimum for typical conditions. The switching frequency is programmable between 100kHz and 1000kHz (see the *Oscillator/Synchronization Input (SYNCIN)/Synchronization Output (SYNCOUT)* section). The peak-to-peak inductor current, which reflects the peak-to-peak output ripple, is worst at the maximum input voltage. See the *Output Capacitor Selection* section to verify that the worst-case output current ripple is acceptable. The inductor saturation current (ISAT) is also important to avoid runaway current during continuous output short-circuit conditions. Select an inductor with an ISAT specification higher than the maximum peak current.

Input-Capacitor Selection

The discontinuous input current of the buck converter causes large input ripple currents, therefore the input capacitor must be carefully chosen to withstand the input ripple current and maintain the input voltage ripple within design requirements. The total voltage ripple is the sum of ΔV_Q (caused by the capacitor discharge) and ΔV_{ESR} (caused by the ESR of the input capacitor), which peaks at the end of the ON cycle. Calculate the input capacitance and ESR required for a specified ripple using the following equations:

$$\begin{split} \text{ESR} = & \frac{\Delta V_{\text{ESR}}}{\left(|\text{LOAD}(\text{MAX}) + \frac{\Delta |\text{P-P}}{2} \right)} \\ C_{\text{IN}} = & \frac{|\text{LOAD}(\text{MAX}) \times \left(\frac{V_{\text{OUT}}}{V_{\text{PWM_IN}}} \right)}{\Delta V_{\text{Q}} \times f_{\text{SW}}} \end{split}$$

where

$$\Delta |_{P-P} = \frac{(V_{PWM_IN} - V_{OUT}) \times V_{OUT}}{V_{PWM_IN} \times f_{SW} \times L}$$

ILOAD(MAX) is the maximum output current, ΔIP-P is the peak-to-peak inductor current, and fsw is the switching frequency.

The MAX5950 includes UVLO hysteresis to avoid possible unintentional chattering during turn-on. Use additional bulk capacitance if the input source impedance is high. When the input voltage is near the UVLO, additional input capacitance helps avoid possible undershoot below the UVLO threshold during transient loading.

Output-Capacitor Selection

The allowed output voltage ripple and the maximum deviation of the output voltage during load steps determine the required output capacitance and its ESR. The output ripple is mainly composed of ΔV_Q (caused by the capacitor discharge) and ΔV_{ESR} (caused by the voltage drop across the equivalent series resistance (ESR) of the output capacitor). The equations for calculating the peak-to-peak output voltage ripple are:

$$\Delta V_{Q} = \frac{\Delta I_{P-P}}{8 \times C_{OUT} \times f_{SW}}$$
$$\Delta V_{ESR} = ESR \times \frac{\Delta I_{P-P}}{2}$$

 $\Delta V_{\rm ESR}$ and $\Delta V_{\rm Q}$ are not directly additive since they are out of phase from each other. If using ceramic capacitors, which generally have low ESR, $\Delta V_{\rm Q}$ dominates. If using electrolytic capacitors, $\Delta V_{\rm ESR}$ dominates.

The allowable deviation of the output voltage during load transients also affects the choice of output capacitance, its ESR, and its equivalent series inductance (ESL). The output capacitor supplies the load current during a load step until the controller responds with a greater duty cycle. The response time (tresponse) depends on the closed-loop bandwidth of the converter (see the Compensation Design Guidelines section). The resistive drop across the output capacitor's ESR, the drop across the capacitor's ESL, and the capacitor discharge cause a voltage droop during the load step. Use a combination of low-ESR tantalum/aluminum electrolyte and ceramic capacitors for better load transient and voltage-ripple performance. Surface-mount capacitors and capacitors in parallel help reduce the ESL. Keep the maximum output-voltage deviation below the tolerable limits of the electronics being powered. Use the following equations to calculate the required ESR, ESL, and capacitance value during a load step:

$$ESR = \frac{\Delta V_{ESR}}{I_{STEP}}$$

$$COUT = \frac{I_{STEP} \times I_{RESPONSE}}{\Delta V_{Q}}$$

$$ESL = \frac{\Delta V_{ESL} \times I_{STEP}}{I_{STEP}}$$

where ISTEP is the load step, tSTEP is the rise time of the load step, and tRESPONSE is the response time of the controller.

Setting the Current Limit

Connect a $25k\Omega$ to $175k\Omega$ resistor, R_{ILIM} , from ILIM to AGND to program the valley current-limit threshold from 50mV to 350mV. ILIM sources $20\mu A$ out to R_{ILIM} . The resulting voltage divided by 10 is the valley current-limit threshold.

The MAX5950 uses a valley current-sense method for current limiting. The voltage drop across the low-side MOSFET due to its on-resistance is used to sense the inductor current. The voltage drop across the low-side MOSFET at the valley point and at I_{LOAD(MAX)} is:

$$V_{VALLEY} = R_{DS(ON)}(T) \times \left(I_{LOAD(MAX)} - \frac{\Delta I_{P-P}}{2}\right)$$

RDS(ON) is the on-resistance of the low-side MOSFET, which is temperature dependent, $I_{LOAD(MAX)}$ is the maximum DC load current, and ΔI_{P-P} is the peak-to-peak inductor current.




Figure 5. Current-Limit Trip Point and R_{DS(ON)} vs. Temperature

The 20µA current source, ILIM reference current, has a temperature coefficient of 3333ppm/°C. This allows the valley current-limit threshold:

$$\frac{R_{ILIM} \times 20 \mu A \ (T)}{10}$$

to track and compensate for the increase in the synchronous MOSFET's RDS(ON) with increasing temperature range. MOSFETs typically have a temperature coefficient of 3000ppm/°C to 7000ppm/°C. Refer to the MOSFET data sheet for a device-specific temperature coefficient.

At a given temperature, the calculated V_{VALLEY} must be less than the minimum valley current-limit threshold specified.

Figure 5 illustrates the effect of the MAX5950 ILIM reference current temperature coefficient to compensate for the variation of the MOSFET RDS(ON) over the operating junction temperature range.

Power-MOSFET Selection

When selecting MOSFETs, consider the total gate charge, RDS(ON), power dissipation, the maximum drain-to-source voltage, package thermal impedance, and desired current limit. The product of the MOSFET gate charge and on-resistance is a figure of merit, with a lower number signifying better performance. Choose MOSFETs optimized for high-frequency switching applications. The average gate-drive current from the MAX5950's output is proportional to the frequency and gate charge required to drive the MOSFET. The power dissipated in the MAX5950 is proportional to the input voltage and the average drive current (see the *Power Dissipation* section).

Compensation Design Guidelines

The MAX5950 uses a voltage-mode control scheme that regulates the output voltage by comparing the error amplifier output (COMP) with an internal ramp to produce the required duty cycle. The output lowpass LC filter creates a double pole at the resonant frequency, which has a gain drop of -40dB/decade. The compensation network must compensate for this gain drop and phase shift to achieve a stable closed-loop system.

The basic regulator loop consists of a power modulator, an output feedback divider, and a voltage-error amplifier. The power modulator has a DC gain set by V_{IN}/V_{RAMP} , with a double pole and a single zero set by the output inductance (L), the output capacitance (COUT), and its ESR. Below are equations that define the power modulator:

$$G_{MOD(DC)} = \frac{V_{IN}}{V_{RAMP}}$$

$$f_{LC} = \frac{1}{2\pi\sqrt{L \times C_{OUT}}}$$

$$f_{ZESR} = \frac{1}{2\pi \times C_{OUT} \times R_{ESR}}$$

The switching frequency is programmable between 100kHz and 1000kHz by an external resistor at RT. The crossover frequency (fc), which is the frequency when the closed-loop gain is equal to unity, should be set to fsw / 10 or fgBw / 25, whichever is lower.

The error amplifier must provide a gain-and-phase boost to compensate for the rapid gain-and-phase loss from the LC double pole. This is accomplished by utilizing type 3 compensation (see Figures 6 and 7) that introduces two zeros and three poles into the control loop. The error amplifier has a low-frequency pole (fP1) at the origin; two zeros at:

$$f_{Z1} = \frac{1}{2\pi \times R5 \times C7}$$

and

$$f_{Z2} = \frac{1}{2\pi \times R3 \times C6}$$

and higher frequency poles at:

$$P_2 = \frac{1}{2\pi \times R6 \times C6}$$

and

$$f_{P3} = \frac{1}{2\pi \times R5 \times C8}$$




Figure 6. Error Amplifier Compensation Circuit (Closed-Loop and Error-Amplifier Gain Plot) for Ceramic Capacitors

Compensation when fc < fzesr

Figure 6 shows the error-amplifier feedback, as well as its gain response for circuits that use low-ESR output capacitors (ceramic). In this case, fc occurs before fzesr.

 f_{Z1} is set to 0.5 x f_{LC} and f_{Z2} is set to f_{LC} to compensate for the gain-and-phase loss due to the double pole. Choose the inductor (L) and output capacitor (C_{OUT}) as described in the *Inductor Selection* and *Output-Capacitor Selection* sections.

Pick a value for feedback resistor R5 in Figure 6 (values between $1k\Omega$ and $10k\Omega$ are adequate). C7 is then calculated as:

$$C7 = \frac{1}{2\pi \times 0.5 \times f_{LC} \times R5}$$

 $f_{\rm C}$ occurs between $f_{\rm Z2}$ and $f_{\rm P2}$. The circuit is implemented with C7 > C8 and R3 > R6, in which case the error-amplifier gain (GEA) at $f_{\rm C}$ is due primarily to C6 and R5. Therefore:

$$G_{EA(f_C)} = 2\pi \times f_C \times C6 \times R5$$

The modulator gain at fc is:

$$G_{MOD(fC)} = \frac{G_{MOD(DC)}}{(2\pi)^2 \times L \times C_{OUT} \times f_C^2}$$




Figure 7. Error-Amplifier Compensation Circuit (Closed-Loop and Error-Amplifier Gain Plot) for Higher ESR Output Capacitors

Since $GEA(fC) \times GMOD(fC) = 1$, C6 is calculated by:

$$C6 = \frac{f_C \times L \times C_{OUT} \times 2\pi}{R5 \times G_{MOD(DC)}}$$

R3 is then calculated as:

$$R3 \approx \frac{1}{2\pi \times f_{LC} \times C6}$$

 f_{P2} is set at 1/2 the switching frequency (f_{SW}). R6 is then calculated by:

$$R6 = \frac{1}{2\pi \times C6 \times 0.5 f_{SW}}$$

fP3 is set at 5xfC. Therefore, C8 is calculated as:

$$C8 = \frac{1}{2\pi \times R5 \times 5 \times f_{C}}$$

Compensation when fc > fzesr

For larger ESR capacitors such as tantalum and aluminum electrolytic, fzesR can occur before fc. If fc > fzesR, fc occurs between fp2 and fp3. fz1 and fz2 remain the same as before; however, fp2 is now set equal to fzesR. The output capacitor's ESR zero fre-

quency is higher than f_{LC} , but lower than the closed-loop crossover frequency. The equations that define the error amplifier's poles and zeroes (f_{Z1} , f_{Z2} , f_{P1} , f_{P2} , and f_{P3}) are the same as before. However, f_{P2} is now lower than the closed-loop crossover frequency. Figure 7 shows the error-amplifier feedback, as well as its gain response for circuits that use higher ESR output capacitors (tantalum, aluminum electrolytic, etc.)

Pick a value for feedback resistor R5 in Figure 7 (values between $1k\Omega$ and $10k\Omega$ are adequate). C7 is then calculated as:

$$C7 = \frac{1}{2\pi \times 0.5 \times f_{LC} \times R5}$$

The circuit is implemented with C7 >> C8 and R3 >> R6, in which case the error-amplifier gain between fp2 and fp3 is approximately equal to:

The modulator gain at fC is:

$$G_{MOD(fC)} = \frac{G_{MOD(DC)}}{(2\pi)^2 \times L \times C_{OUT} \times f_C^2}$$

Since $GEA(fC) \times GMOD(fC) = 1$, R6 can then be calculated as:

$$R6 \approx \frac{R5 \times G_{MOD(DC)}}{(2\pi)^2 \times L \times C_{OUT} \times f_C^2}$$

fp2 is set to fzesr. C6 is then calculated as:

$$C6 = \frac{C_{OUT} \times ESR}{R6}$$

R3 is then calculated as:

$$R3 \approx \frac{1}{2\pi \times f_{LC} \times C6}$$

fp3 is set at 5xfc. Therefore, C8 is calculated as:

$$C8 = \frac{1}{2\pi \times R5 \times 5 \times f_C}$$

Hot-Swap Controller _Applications Information

Additional External Gate Capacitance

External capacitance can be added from the gate of the external MOSFET to AGND to reduce the dv/dt of the PWM controller input voltage (VPWM_IN), decreasing the hot-swap inrush current. Add a $10k\Omega$ resistor in series with the added gate capacitor to prevent degrading the device turn-off response to a fault condition.

Layout Considerations

To take advantage of the switch response time to an output fault condition, it is important to keep all traces as short as possible and to maximize the high-current trace width to reduce the effect of undesirable parasitic inductance. Use a ground plane to minimize impedance and inductance. Minimize the trace length that connects to IN and HSENSE (< 10mm), and ensures accurate current sensing with Kelvin connections.

When the output is short circuited, the voltage drop across the external MOSFET becomes large. Hence, the power dissipation in the switch increases, as does the die temperature. An efficient way to achieve good power dissipation on a surface-mount package is to lay out two copper pads directly under the MOSFET package on both sides of the board. Connect the two pads to the ground plane through vias, and use enlarged copper mounting pads on the top side of the board.

PWM Controller Applications Information

Power Dissipation

The 32-pin TQFN thermally enhanced package can dissipate 2.7W. Calculate power dissipation in the MAX5950 as a product of the input voltage and the total REG output current (IREG). IREG includes quiescent current (IQ) and gate-drive current (IDREG):

$$P_D = V_{IN} \times I_{REG}$$

$$I_{REG} = I_Q + [f_{SW} \times (Q_{G1} + Q_{G2})]$$

where Q_{G1} and Q_{G2} represent the total gate charge of the low-side and high-side external MOSFETs, f_{SW} is the switching frequency of the converter, and I_Q is the quiescent current of the device at the switching frequency.

Use the following equation to calculate the maximum power dissipation (P_{DMAX}) in the chip at a given ambient temperature (T_A):

$$P_{DMAX} = 34.5 \times (150 - T_A)....mW$$


PC Board Layout Guidelines

Use the following guidelines to layout the switching voltage regulator:


- 1) Place the PWM_IN and DREG bypass capacitors close to the MAX5950 PGND pin. Place the REG bypass capacitor close to the AGND pin.
- Minimize the area and length of the high-current loops from the input capacitor, upper switching MOSFET, inductor, and output capacitor back to the input capacitor negative terminal.
- 3) Keep short the current loop formed by the lower switching MOSFET, inductor, and output capacitor.
- Keep AGND and PGND isolated and connect them at one single point close to the negative terminal of the input filter capacitor.
- 5) Run current-sense lines CS+ and CS- close to each other to minimize the loop area.

- 6) Avoid long traces between the REG/DREG bypass capacitors, driver output of the MAX5950, MOSFET gates, and PGND. Minimize the loop formed by the REG bypass capacitors, bootstrap diode, bootstrap capacitor, the MAX5950, and upper MOSFET gate.
- Place the bank of output capacitors close to the load.
- 8) Distribute the power components evenly across the board for proper heat dissipation.
- 9) Provide enough copper area at and around the switching MOSFETs and the inductor to aid in thermal dissipation.
- 10) Use 2oz copper to keep the trace inductance and resistance to a minimum. Thin copper PC boards can compromise efficiency since high currents are involved in the application. Also, thicker copper conducts heat more effectively, thereby reducing thermal impedance.


Simplified Block Diagrams




Simplified Block Diagrams (continued)




Typical Operating Circuits



Typical Operating Circuits (continued)




Typical Operating Circuits (continued)



26 _______/N/XI/VI

Typical Operating Circuits (continued)




Chip Information

PROCESS: BiCMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



						COM	ION I	IMEN	SIONS											EX	POSED	PAD V	VARIAT	ZMDI	
KG.			5x5			5×5		OL :				5×5			5x5	_		ı	PKG.		DS			E2	
MBOL	MIN.	NDM.	мах.	MIN.	MON.	MAX.	MIN.	NOM.	MAX.	MIN.	ND	MAX	MIN	NDM.	MAX.	K.			CODES	MIN.	NDM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75									-					-		1	T1655-2	3.00	3.10	3.20	3.00	3.10	3.20
A1	0			0			0					2 0.05		0.02		5		Ī	T1655-3	3.00	3.10	3.20	3.00	3.10	3.20
A2		.20 RE	_		RE			0 RE	_		20 F		-	20 RE		4		1	T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20
b		0.30																1	T2055-3	3.00	3.10	3.20	3.00	3.10	3.20
D		5.00																1	T2055-4	3.00	3.10	3.20	3.00	3.10	3.20
E		5.00														띡		ı	T2055-5	3.15	3.25	3.35	3.15	3.25	3.35
e	0.25	D.80 B:		0.25	5 B		0.25	50 B	-	0.25	-	BSC.	0.25	0.40 B	٠	+		ı	T2055M-5	3.15	3.25	3.35	3.15	3.25	
k L		0.40													0.50	1		ı	T2855-3	3.15	3.25	3.35	3.15	3.25	3.35
N	0.30	16	10.50	0.43	20	v.65	U.+3	28	0.00	0.30	32		0.30	40	0.30	Ħ		ı	T2855-4	2.60	2.70	2.80	2.60	2,70	2.80
ND ND	\vdash	4		\vdash	5		\vdash	7		\vdash	8		-	10		\forall		1	T2855-5	2.60	2.70	2.80	2.60	2.70	2.80
NE	\vdash	4	_	-	5	_	\vdash	7	_	\vdash	- 6		-	10		1		ı	T2955-6	3.15	3.25	3.35	3.15	3.25	3.35
EDEC		WHHB		١	HHC		١	/HHD-	1	١.	/HHI	0-2				1		1	T2855-7	2.60	2.70	2,80	2.60	2.70	2.80
																_		1	T2055-0	3.15	3.25	3.35	3.15	3.25	3.35
																							_		
																		ı	T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35
NULLS																			T2855N-1 T3255-3	3.15	3.25	3.35	3.00	3.25	3.20
		IONING	i & Ti	JLERAN	CING	CONF	ORM	TO AS	ME Y	I4.5M-	-1994	4.									3.10	3.20	3.00		3.20
NOTES 1. D 2. A	IMENS																		T3255-3 T3255-4 T3255H-4	3.00	3.10 3.10 3.10	3.20 3.20 3.20	3.00 3.00 3.00	3.10 3.10 3.10	3.20 3.20
1. D 2. A 3. N	IMENS LL DI IS T	MENSI HE TO	INS A	re in Iumber	MILL OF	IMETE TERMI	rs. A Nals.	NGLES	ARE	IN D	EGRE	EES.							T3255-3 T3255-4 T3255H-4 T3255-5	3.00 3.00 3.00	3.10 3.10 3.10 3.10	3.20 3.20 3.20 3.20	3.00 3.00 3.00 3.00	3.10 3.10 3.10 3.10	3.20 3.20 3.20 3.20
1. D 2. A 3. N 4. T	IMENS LL DI IS T HE TE	mensii He to Ermina	DNS A TAL N L #1	re in Iumber Identi	MILL OF JER	IMETE TERMI AND	RS. A NALS. TERMI	NGLES	ARE JUMBE	IN D RING	CON	ees. Iventii							T3255-3 T3255-4 T3255H-4 T3255-5 T3255N-1	3.00 3.00 3.00 3.00 3.00	3.10 3.10 3.10 3.10 3.10	3.20 3.20 3.20 3.20 3.20	3.00 3.00 3.00 3.00 3.00	3.10 3.10 3.10 3.10 3.10	3.20 3.20 3.20 3.20 3.20
1. D 2. A 3. N 4. T	IMENS LL DI IS T HE TE ONFOR	MENSIO HE TO ERMINA EM TO	A 2ND N JAT L #1 JE2D	re in Iumber Identi 95-1	MILL DF TER SPP-	IMETE TERMI AND 012.	RS. A NALS. TERMI DETAI	ngles Nal 1 Ls di	ARE UMBE TER	IN D RING MINAL	CON	EES. IVENTII IDENT	IFIER	ARE					T3255-3 T3255-4 T3255H-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60
1. D 2. A 3. N 4. T C	IMENS LL DI IS T HE TE ONFOR PTION	MENSIO HE TO ERMINA EM TO IAL, BU	A ZAD TAL N L #1 JESD JH TU	RE IN IUMBER IDENTI 95-1 ST BE	MILL DF TIER SPP- LDC/	IMETE TERMI AND 012. ATED	RS. A NALS. TERMI DETAI VITHI	NGLES NAL 1 LS DI N THE	UMBE TER ZON	IN D RING MINAL E IND	CON L #1 DICAT	EES. IVENTII IDENT	IFIER	ARE	. #1				T3255-3 T3255-4 T3255H-4 T3255-5 T3255N-1	3.00 3.00 3.00 3.00 3.00	3.10 3.10 3.10 3.10 3.10	3.20 3.20 3.20 3.20 3.20 3.60	3.00 3.00 3.00 3.00 3.00	3.10 3.10 3.10 3.10 3.10	3.20 3.20 3.20 3.20 3.20 3.60
1. D 2. A 3. N 4. T C	IMENS LL DI IS T HE TE ONFOR PTION DENTIF	MENSIONE HE TO ERMINA EM TO IAL, BU FIER M	DNS A TAL N L #1 JESD JT MU:	RE IN IUMBER IDENTI 95-1 ST BE E EITH	MILL DF TIER SPP- LDC/ ER A	IMETE TERMI AND 012. ATED MOLI	RS. A NALS. TERMI DETAI VITHI	NAL I	ARE IUMBE TER ZON D FE	IN D RING MINAL E IND ATURE	CON L #1 DICAT	EES. IVENTII IDENT TED. TI	IFIER IE TE	ARE RMINAL	. #1				T3255-3 T3255-4 T3255H-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60
1. D 2. A 3. N 4. T C	IMENS LL DI IS TO HE TE ONFOR PTION DENTIF	MENSIONE HE TO ERMINA EM TO IAL, BU FIER M	TAL N L #1 JESD JT MU: VAY BE APPL	RE IN IUMBER IDENTI 95-1 ST BE E EITH	MILL DF TIER SPP- LDC/ ER A ME1	IMETE TERNI AND 012. ATED MOLI	RS. A NALS. TERMI DETAI VITHI O DR I	NAL I ILS DI N THE MARKE ERMIN	ARE IUMBE TER ZON D FE	IN D RING MINAL E IND ATURE	CON L #1 DICAT	EES. IVENTII IDENT TED. TI	IFIER IE TE	ARE RMINAL	. #1				T3255-3 T3255-4 T3255H-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60
1. D 2. A 3. N 4. T C	IMENS LL DI IS TI HE TE ONFOR PTION DENTIF IMENS 25 mm	MENSII HE TO ERMINA EM TO HAL, BU FIER M SION 6	A PPL OCO	RE IN IUMBER IDENTI 95-1 ST BE E EITH IES TO MM FRI	MILL DF FIER SPP- LDC/ ER A MET	IMETE TERMI AND 012. ATED MOLI FALLIZ ERMIN	RS. AI NALS. TERMI DETAI VITHI O DR I ZED TI	NGLES NAL 1 LS DI N THE MARKE ERMIN O,	UMBE TER ZON D FE	IN D RING MINAL E IND ATURE ID IS	CON L #1 DICAT E.	EES. IVENTII IDENT IED. TI	IFIER IE TE BETV	are Rminal Veen			ÆLY.		T3255-3 T3255-4 T3255H-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60
1. D 2. A 3. N C C D II S. D D C N 7. D	IMENS LL DI IS TO HE TE ONFOR PTION DENTIF IMENS 25 NO EPOPU	MENSII HE TO ERMINA RM TO IAL, BL FIER M SION 6 M AND D NE R JLATIO	DINS A TAL N L #1 JESD JT MU: NAY BI APPL 0.30 EFER N IS	RE IN IUMBER IDENTI 95-1 ST BE EITH IES TO MM FRI TO TH	MILL DF FIER SPP- LDC/ ER A ME1 M TE E NL LE I	IMETE TERNI AND OLZ. ATED MOLLI FALLIZ ERNIN IMBER N A S	RS. AI NALS. TERMI DETAI VITHI O OR I ZED TI AL TII OF T	NGLES NAL 1 LS DI N THE MARKE ERMIN D, ERMIN	ARE UMBE TER ZON D FEA	IN D RING MINAL E IND ATURE ID IS ON EA	CON L #1 DICAT E. MEA	EES. IVENTII IDENT IED. TI ASURED D AND	IFIER IE TE BET\ E SI	are Rminal Veen De res	SPECT	TIV			T3255-3 T3255-4 T3255H-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60
1. D 2. A 3. N C D D D D D D D D D D D D D D D D D D	IMENS LL DI IS TO HE TE ONFOR PTION DENTIF IMENS 25 MM D AND EPOPU OPLAN	MENSII HE TO ERMINA RM TO IAL, BL FIER M SION 6 M AND D NE R JLATIO VARITY	A 2010 L #1 L #1 JESD JT MU T MU APPL APPL APPL APPL APPL APPL APPL APP	RE IN IUMBER IDENTI 95-1 ST BE EITH IES TO THE POSSII	MILL DF FIER SPP- LDC/ ER A ME1 M TE E NL LE I	IMETE TERNI AND OIZ. ATED MOLI FALLIZ ERNIN JMBER N A S E EXP	RS. AI NALS. TERMI DETAI VITHI O DR I ZED TO AL TII OF T SYMME	NGLES NAL 1 LS 01 N THE WARKE ERMIN O, ERMIN TRICA HEAT	L FAS	IN D RING MINAL E IND ATURE ID IS DIN EA	CON L #1 DICAT E. MEA	EES. IVENTII IDENTII TED. TI ASURED D AND	IFIER IE TE BETV E SI	ARE RMINAL VEEN DE RES THE TE	SPECT	TIV			T3255-3 T3255-4 T3255H-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60
1. D 2. A 3. N C D D D D D D D D D D D D D D D D D D	IMENS LL DI IS TI HE TE ONFOR PTION DENTIF IMENS 25 mm D AND EPOPU OPLAN RAVIN	MENSII HE TO ERMINA RM TO IAL, BL FIER M SION 6 M AND D NE R JLATIO VARITY NG CON	DINS A TAL N L #1 JESD JT MU: APPL 0.30 EFER N IS APPL FORM:	RE IN IUMBER IDENTI 95-1 ST BE E EITH IES TO MM FRI TO TH POSSII IES T S TO .	MILL DF SPP- LDC/ ER A ME1 M TE E NL LE I I THI EDEC	IMETE TERMI AND O12. ATED MOLI FALLIZ ERMIN IMBER N A S E EXP	RS. AI NALS. TERMI DETAI VITHI O DR I ZED TI OF T SYMME OSED 20, E)	NGLES NAL I ILS DI N THE MARKE ERMIN O, ERMIN TRICA HEAT (CEPT	L FAS	IN D RING MINAL E IND ATURE ID IS DIN EA	CON L #1 DICAT E. MEA	EES. IVENTII IDENTII TED. TI ASURED D AND	IFIER IE TE BETV E SI	ARE RMINAL VEEN DE RES THE TE	SPECT	TIV			T3255-3 T3255-4 T3255H-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60
1. D 2. A 3. N C D D D D D D D D D D D D D D D D D D	IMENS LL DI IS TO HE TE ONFOR PTION DENTIF IMENS 25 MM D AND EPOPU OPLAN RAVIN 2855-	THE TO ERMINAREM TO MAL, BUT FIER MEND TO ME REPORTED WARTTY NG COM-3, T21	DINS A TAL N L #1 JESD JT MU: MAY BE APPL 0.30 EFFER N IS APPL IFORM: 855-6	RE IN IUMBER IDENTI 95-1 ST BE E EITH IES TO TH POSSII S TO ., T405	MILL DF FIER SPP- LOCA ER A MET M TE E NL LE I THE EDEC 5-1	IMETE TERMI AND OLS. ATED MOLI FALLIS ERMIN JMBER N A S E EXP MOS AND T	RS. AI NALS. TERMI DETAI VITHI O DR I ED TI AL TII OF T SYMME OSED 20, EX	NGLES NAL I ILS DI N THE MARKE ERMIN O, ERMIN TRICA HEAT (CEPT	L FAS	IN D RING MINAL E IND ATURE ID IS DIN EA	CON L #1 DICAT E. MEA	EES. IVENTII IDENTII TED. TI ASURED D AND	IFIER IE TE BETV E SI	ARE RMINAL VEEN DE RES THE TE	SPECT	TIV			T3255-3 T3255-4 T3255H-4 T3255H-1 T4055-1 T4055-2	3.00 3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.60
1. D A A A C D D D D D D D D D D D D D D D	IMENS LL DI IS TI HE TE ONFOR PTION DENTIF IMENS 25 mm DEPOPU OPLAN RAVIN 2855- 'ARPA(THE TO ERMINARE TO LAL, BUT FIER IN AND DO NE ROLLATION VARITY NG CON-3, T21 GE SHOTHER TO CONTRACT T	DINS A TAL N L #1 JESD JT MU: JAY BI APPL 0.30 APPL 0.30 APPL APPL APPL 855-6	RE IN UMBER IDENTI 95-1 ST BE EITH IES TO TO TH POSSII S TO T405 OT EX	MILL OF FIER SPP- LOCK ER A MET M TE E NL LE I THE EDEC SEED	IMETE TERMI AND 012. ATED MOLI FALLIZ ERMIN JIMBER N A S E EXP MO2 AND T 0.10	RS. AI NALS. TERMI DETAI VITHI OER I SYMME OSED 20, EX	NGLES NAL 1 LS 01 N THE WARKE ERMIN O, ERMIN TRICA HEAT (CEPT	ARE UMBE TER ZON D FE AL AN IALS I L FAS SINK EXPE	IN D RING MINAL E IND ATURE ID IS DN EA SHION. SLUC ISED	CON L #1 DICAT MEA ACH	EES. IVENTII IDENTII TED. TI ASURED D AND	IFIER IE TE BETV E SI	ARE RMINAL VEEN DE RES THE TE	SPECT	TIV			T3255-3 T3255-4 T3255H-4 T3255H-1 T4055-1 T4055-2	3.00 3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.60
1. D 1. 2. A N T C D 1. D D D D D D D D D D D D D D D D D	IMENS LL DI IS TI HE TE ONFOR PTION DENTIF IMENS 25 mm D AND EPOPU OPLAN RAVIN 2855- 'ARPA(ARKIN	MENSII HE TO ERMINA EM TO HAL, BL FIER M SION 6 M AND D NE R JLATIO WARITY NG COM GE SH HG IS F	INS A TAL N L #1 JESD JT MU: MAY BE APPL 0,30 EFFER N IS APPL 1FDRN: 855-6 ALL N FOR P	RE IN IUMBER IDENTI 95-1 ST BE EITH IES TO TO TH POSSII S TO . , T405 OT EX ACKAG	MILL DF FIER SPP- LOCK ER A MET M TE E NL LE I I TH EDEC 5-1 CEED CREED	IMETE TERMI AND 012. ATED MOLI FALLIZ ERMIN JMBER N A S E EXP MO2: AND T 0.10 IENTA	RS. AI NALS. TERMI DETAI VITHI O DR 1 ZED TI AL TII OF T SYMME OSED 20, E) 4055-	NGLES NAL I LS DI N THE WARKE ERMIN O, ERMIN TRICA HEAT (CEPT -2.	IUMBE TER ZION D FE AL AN IALS I L FAS SINK EXPL	IN D RING MINAL E IND ATURE ID IS ON EA SHION. SLUC ISED	CON L #1 DICAT MEA ACH	EES. IVENTII IDENTII TED. TI ASURED D AND	IFIER IE TE BETV E SI	ARE RMINAL VEEN DE RES THE TE	SPECT	TIV			T3255-3 T3255-4 T3255-4 T3255-5 T3255-5 T3255-5 T3255-1 T4055-1	3.00 3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.00 3.00 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.60
1. D 2. A 3. N C C D D D C C N C C D D C C C C D D C C C C	IMENS. LL DI IS TI IS TI HE TE CONFOR DENTIFIENS. DENTIFIENS. DEPUPU OPLAN RAWIN 2855- VARPA(ARKIN UMBER	MENSII HE TO ERMINA EM TO HAL, BL FIER M SION 6 M AND D NE R JLATIO WARITY NG COM -3, T21 GE SH HG IS F R OF L	INS A TAL N L #1 JESD JT MU: MAY BE APPL 0.30 EFFER N IS APPL IFDRN: 855-6 ALL N FOR P EADS	RE IN UMBER IDENTI 95-1 ST BE E EITH IES TO TO TH POSSII S TO T TAOS OT EX ACKAG SHOW	MILL OF TIER SPP- LOCK ER A MET M TE E NL LE I I TH EDEC 5-1 EEED GEED I ARI	IMETE TERNI AND OLZ. ATED MOLLI ALLIZ ERMIN JMBER N A S E EXP MOZ AND T 0.10 IENTA	RS. A NALS. TERMI DETAI VITHI O OR I CED TO AL TIO OSED 10SED 14055- NA. TION I REFE	NGLES NAL 1 LLS DI N THE MARKE ERMIN TRICA HEAT (CEPT -2. REFER REFER	ARE JUMBE T TER ZON D FE AL AN ALS I L FAS SINK EXPC	IN D RENG MINAL E IND ATURE ATURE ON EA SHIDN. SLUG SED DNLY	CON L #1 DICAT MEA ACH	EES. IVENTII IDENT TED. TH ASURED D AND S VELL DIMEN	IFIER IE TE BETV E SI AS SION	ARE RMINAL VEEN DE RES THE TE FOR	SPECT ERMIN	TIV	.2.		T3255-3 T3255-4 T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.60
1. D 1. 2. A N T C D 1. D D D D D D D D D D D D D D D D D	IMENS. LL DI IS TI IS TI HE TE CONFOR DENTIFIENS. DENTIFIENS. DEPUPU OPLAN RAWIN 2855- VARPA(ARKIN UMBER	MENSII HE TO ERMINA EM TO HAL, BL FIER M SION 6 M AND D NE R JLATIO WARITY NG COM -3, T21 GE SH HG IS F R OF L	INS A TAL N L #1 JESD JT MU: MAY BE APPL 0.30 EFFER N IS APPL IFDRN: 855-6 ALL N FOR P EADS	RE IN UMBER IDENTI 95-1 ST BE E EITH IES TO TO TH POSSII S TO T TAOS OT EX ACKAG SHOW	MILL OF TIER SPP- LOCK ER A MET M TE E NL LE I I TH EDEC 5-1 EEED GEED I ARI	IMETE TERNI AND OLZ. ATED MOLLI ALLIZ ERMIN JMBER N A S E EXP MOZ AND T 0.10 IENTA	RS. A NALS. TERMI DETAI VITHI O OR I CED TO AL TIO OSED 10SED 14055- NA. TION I REFE	NGLES NAL 1 LLS DI N THE MARKE ERMIN TRICA HEAT (CEPT -2. REFER REFER	: ARE IUMBE T TER ZON D FE AL AN IALS I L FAS SINK EXPC	IN D RENG MINAL E IND ATURE ATURE ON EA SHIDN. SLUG SED DNLY	CON L #1 DICAT MEA ACH	EES. IVENTII IDENT TED. TH ASURED D AND S VELL DIMEN	IFIER IE TE BETV E SI AS SION	ARE RMINAL VEEN DE RES THE TE FOR	SPECT ERMIN	TIV	.2.		T3255-3 T3255-4 T3255-4 T3255N-4 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.60
1. D 2. A 3. N C C D D D C C N C C D D C C C C D D C C C C	IMENS. LL DI IS TI IS TI HE TE CONFOR DENTIFIENS. DENTIFIENS. DEPUPU OPLAN RAWIN 2855- VARPA(ARKIN UMBER	MENSII HE TO ERMINA EM TO HAL, BL FIER M SION 6 M AND D NE R JLATIO WARITY NG COM -3, T21 GE SH HG IS F R OF L	INS A TAL N L #1 JESD JT MU: MAY BE APPL 0.30 EFFER N IS APPL IFDRN: 855-6 ALL N FOR P EADS	RE IN UMBER IDENTI 95-1 ST BE E EITH IES TO TO TH POSSII S TO T TAOS OT EX ACKAG SHOW	MILL OF TIER SPP- LOCK ER A MET M TE E NL LE I I TH EDEC 5-1 EEED GEED I ARI	IMETE TERNI AND OLZ. ATED MOLLI ALLIZ ERMIN JMBER N A S E EXP MOZ AND T 0.10 IENTA	RS. A NALS. TERMI DETAI VITHI O OR I CED TO AL TIO OSED 10SED 14055- NA. TION I REFE	NGLES NAL 1 LLS DI N THE MARKE ERMIN O, ERMIN TRICA HEAT (CEPT -2.	: ARE IUMBE T TER ZON D FE AL AN IALS I L FAS SINK EXPC	IN D RENG MINAL E IND ATURE ATURE ON EA SHIDN. SLUG SED DNLY	CON L #1 DICAT MEA ACH	EES. IVENTII IDENT TED. TH ASURED D AND S VELL DIMEN	IFIER IE TE BETV E SI AS SION	ARE RMINAL VEEN DE RES THE TE FOR	SPECT ERMIN	TIV	.2.		T3255-3 T3255-4 T3255-4 T3255-6 T3255-5 T3255-5 T3255-1 T4055-1 T4055-2	3.00 3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.20 3.20 3.20 3.60 3.60	3.00 3.00 3.00 3.00 3.00 3.40 3.40	3.10 3.10 3.10 3.10 3.10 3.10 3.50	3.20 3.20 3.20 3.20 3.20 3.60

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

28 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600