

# Cascadable IF VGAs with Programmable RMS Detectors

## Data Sheet **[ADL5336](http://www.analog.com/ADL5336?doc=ADL5336.pdf)**

#### <span id="page-0-0"></span>**FEATURES**

**Pair of VGAs with rms AGC detectors VGA and AGC modes of operation Continuous gain control range: 48 dB Noise figure = 6.8 dB at maximum gain IMD3 >62 dBc for 1.0 V p-p composite output Differential input and output Multiplexed inputs for VGA2 Programmable detector AGC setpoints Programmable VGA maximum gain Power-down feature Single 5 V supply operation** 

#### <span id="page-0-1"></span>**APPLICATIONS**

**Point-to-multipoint radios Instrumentation Medical** 

#### <span id="page-0-3"></span>**GENERAL DESCRIPTION**

The [ADL5336 c](http://www.analog.com/ADL5336)onsists of a pair of variable gain amplifiers (VGAs) designed for cascaded IF applications. The amplifiers have linearin-dB gain control and operate from low frequencies to 1 GHz. Their excellent gain conformance over the control range and flatness over frequency are due to Analog Devices, Inc., patented X-AMP® architecture, an innovative technique for implementing high performance variable gain control.

Each VGA has 24 dB of gain control range. Their maximum gain can be independently programmable over a 6 dB range via the SPI. The VGAs can be cascaded to provide a total range of 48 dB. When connected to a 50  $\Omega$  source through a 1:4 balun, the gain is 6 dB higher. The second VGA has an SPI programmable input switch that selects one of two external inputs.

#### **FUNCTIONAL BLOCK DIAGRAM**

<span id="page-0-2"></span>

<span id="page-0-4"></span>When driven from a 200  $\Omega$  source or from a 50  $\Omega$  source through a 1:4 balun, the noise figure (NF) for the composite amplifier is 6.8 dB at maximum gain. The output of each VGA can drive 100 Ω loads to 5 V p-p maximum.

Each VGA has an independent square law detector for autonomous, automatic gain control (AGC) operation. Each detector setpoint can be programmed independently through the SPI from −24 dBV to −3 dBV in 3 dB steps. When both VGAs are arranged in AGC mode and are programmed to the same setpoint, the composite NF increases to 9 dB when backed off by 18 dB from maximum gain.

Th[e ADL5336](http://www.analog.com/ADL5336) operates from a 5 V supply and consumes a typical supply current of 80 mA. When disabled, it consumes 4 mA. It is fabricated in an advanced silicon-germanium BiCMOS process and is available in a 32-lead exposed paddle LFCSP package. Performance is specified over a −40°C to +85°C temperature range.

#### **Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADL5336.pdf&product=ADL5336&rev=C)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

## **TABLE OF CONTENTS**



### <span id="page-1-0"></span>**REVISION HISTORY**



#### 2/2012-Rev. A to Rev. B





#### 6/2011-Rev. 0 to Rev. A Changes to Typical Performance Charteristics Inserted Figure 53 and Figure 56; Renumbered Sequentially .. 16 Changes to Cascaded VGA/AGC Performance Section and

2/2011-Revision 0: Initial Version

## <span id="page-2-0"></span>**SPECIFICATIONS**

 $V_S = 5$  V,  $T_A = 25$ °C,  $Z_S = 200 \Omega$ ,  $Z_L$  v<sub>GA1</sub> = 200  $\Omega$ ,  $Z_L$  v<sub>GA2</sub> = 100  $\Omega$ , RF input = -20 dBm at 140 MHz, maximum gain setting for both VGAs, unless otherwise noted. 1:4 balun voltage gain is not included. All dBm numbers are with respect to each VGA's load impedance.





### <span id="page-4-0"></span>**TIMING DIAGRAMS**

<span id="page-4-1"></span>

<span id="page-4-2"></span>Figure 3. Read Mode Timing Diagram

## <span id="page-5-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 2.**



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### <span id="page-5-1"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features window detection. Animous protection circuitry, damage<br>may occur on devices subjected to high energy ESD.<br>Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## <span id="page-6-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. Pin Configuration

**Table 3. Pin Function Descriptions**

Pin No.	<b>Mnemonic</b>	<b>Description</b>
1, 24	VCM1, VCM2	Common-Mode Voltages. Decouple to common for ac-coupled operation.
2, 5, 14, 20, 23	VPOS, VPSD	Analog and Digital Positive Supply Voltage (4.5 V to 5.5 V).
3, 4, 25, 26, 28, 29	INP1, INM1, IM2B, IP2B, IM2A, IP2A	Differential Inputs. 200 $\Omega$ input impedance; ac coupling recommended.
6, 13, 19, 27, 32	COM, COMD	Analog and Digital Common. Connect via lowest possible impedance to external circuit common.
	<b>MODE</b>	Gain Mode Control. Pull high for VGA mode, and pull low for AGC mode.
8	ENBL	Chip Enable. Pull high to enable.
9, 11	GAIN1, GAIN2	Analog Gain Control (0 V to 1 V).
10, 12	DTO1, DTO2	Detector Outputs (0.1 V to VPOS/2 Range).
15, 16, 17, 18	LE, CLK, DATA, SDO	SPI Programming and Data Readout Pins. CMOS levels $V_{\text{LOW}}$ < 1.8 V, $V_{\text{HIGH}}$ > 2.2 V.
21, 22, 30, 31	OPM2, OPP2, OPM1, OPP1	Differential Outputs. Low output impedance; ac coupling recommended.
	<b>EPAD</b>	Exposed Paddle. Connect to low impedance ground pad.

## <span id="page-7-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

 $V_S = 5$  V,  $T_A = 25^{\circ}$ C,  $Z_S = 200 \Omega$ ,  $Z_L$  v<sub>GA1</sub> = 200  $\Omega$ ,  $Z_L$  v<sub>GA2</sub> = 100  $\Omega$ , RF input = -20 dBm at 140 MHz, unless otherwise noted. Gain code = 11, VGAIN = 1 V, setpoint code = 000, MODE = 5 V (VGA mode) for both amplifiers, unless otherwise noted.







Figure 6. Gain vs. Frequency over Gain Code at  $V_{GAIN} = 0.5 V$  for VGA1





Figure 8. Gain vs. Frequency over V<sub>GAIN</sub> at Gain Code 11 for VGA2



Figure 9. Gain vs. Frequency over Gain Code at  $V_{GAIN} = 0.5 V$  for VGA2



Figure 10. Gain vs. V<sub>GAIN</sub> over Frequency at Gain Code 11 for VGA2

## Data Sheet **ADL5336**



#### Figure 11. Gain Conformance over Temperature for VGA1













09550-016

09550-022

09550-021

**OP1dB (dBV)**

**OP1dB (dBV)**



## Data Sheet **ADL5336**





Figure 24. Noise Figure vs. V<sub>GAIN1</sub> over Supply and Temperature for VGA1



Figure 25. Noise Figure vs. Frequency over Maximum Gains for VGA1



Figure 26. OP1dB vs. Supply Voltage for VGA2



Figure 27. Noise Figure vs. V<sub>GAIN2</sub> over Supply and Temperature for VGA2



Figure 28. Noise Figure vs. Frequency over Maximum Gains for VGA2



Figure 29. IMD3 vs.  $V_{GAIN}$  over Frequency and Gain Code,  $V_{OUT} = 1 V p-p$ Composite, 2 MHz Spacing for VGA1



Figure 30. V<sub>GAIN</sub> Step Response (VGA Mode) over Gain Step, V<sub>IN</sub> = 100 mV p-p for VGA1



Figure 31. Supply Current (VGA1 Switch Disabled) over Temperature



Figure 32. IMD3 vs.  $V_{GAIN}$  over Frequency and Gain Code,  $V_{OUT} = 1 V p-p$ Composite, 2 MHz Spacing for VGA2



Figure 33. V<sub>GAIN</sub> Step Response (VGA Mode) over Gain Step, V<sub>IN</sub> = 100 mV p-p for VGA2



Figure 34. Supply Current (VGA2 Switch Enabled) over Temperature

## Data Sheet **ADL5336**



#### Figure 35. Input Resistance and Capacitance vs. Frequency for VGA1









Figure 38. Input Resistance and Capacitance vs. Frequency for VGA2







Figure 40. S11 (re: 50  $\Omega$ ) vs. Frequency over V<sub>GAIN</sub> for VGA2



Figure 41. S22 (re: 50 Ω) vs. V<sub>GAIN</sub> over Gain Code for VGA1







Figure 44. S22 (re: 50 Ω) vs. V<sub>GAIN</sub> over Gain Code for VGA2





Figure 46. Series Output Resistance and Inductance vs. Frequency over V<sub>GAIN</sub> for VGA2



Figure 47. RSSI Step Response (AGC Mode) for VGA1



Figure 48. Vout vs. Input Power (PIN) over Frequency (AGC Mode) for VGA1



Figure 49. Vout vs. Input Power (PIN) over Setpoint (AGC Mode) for VGA1



Figure 50. RSSI Step Response (AGC Mode) for VGA2



Figure 51. Vout vs. Input Power (PIN) over Frequency (AGC Mode) for VGA2



Figure 52. Vout vs. Input Power (PIN) over Setpoint (AGC Mode) for VGA2



Figure 53. Vout vs. Input Power (PIN) over temperature for VGA1



Figure 54. Amplifier Isolation vs. Frequency; VGA1 Differential Input (IN1) to VGA2 Differential Output (OUT2); VGA2 Differential Input A (IN2(a)) to VGA1 Differential Output (OUT1)



Figure 55. CMRR vs. Frequency for VGA1



Figure 56. Vout vs. Input Power (PIN) over temperature for VGA2



Figure 57. VGA2 Input Switch Isolation vs. Frequency; VGA2 Disabled Differential Input (IN2(a), IN2(b)) to VGA2 Differential Output (OUT2)



## <span id="page-16-0"></span>THEORY OF OPERATION **CIRCUIT DESCRIPTION**

<span id="page-16-1"></span>The [ADL5336 c](http://www.analog.com/ADL5336)ontains two differential VGAs, each with a programmable, internally connected, square law detector. VGA2 includes an input select switch that allows the user to choose between two sets of differential inputs.

The signal path of each VGA, shown in [Figure 59 a](#page-16-2)nd [Figure 60,](#page-16-3)  consists of a variable input attenuator followed by a programmable gain amplifier (PGA).

The input attenuator is built from an 18-section resistor ladder, providing 1.34 dB of attenuation at each successive tap point. The resistor ladder acts as a linear input attenuator, in addition to providing an accurate 200  $\Omega$  input impedance. The variable transconductance (gm) stages are used to select the attenuated signal from the appropriate tap point along the ladder and feed this signal to the fixed gain amplifier. To realize a continuous gain control function from discrete tap points, the gain interpolator creates a weighted sum of signals appearing on adjacent tap points by carefully controlling the variable  $g_m$  stages.

The weighted sum of the different tap points is fed into the programmable gain stage. The programmable gain stage achieves its different gain settings by changing the feedback network of the amplifier.

The input attenuator and  $g_m$  stages provide analog gain control of 24 dB, whereas the programmable gain amplifier sets the maximum gain of each VGA.





<span id="page-16-2"></span>

<span id="page-16-3"></span>Figure 60. VGA2 Functional Block Diagram

### <span id="page-17-0"></span>**GAIN CONTROL INTERFACE**

The [ADL5336 h](http://www.analog.com/ADL5336)as a linear-in-dB gain control interface that can operate in either a gain-up mode or gain-down mode. In the gain-up mode, with the MODE pin pulled high, the gain increases with increasing gain voltages. In the gain-down mode, with the MODE pin pulled low, the gain decreases with increasing gain voltages. In both modes of operation, the gain control slope is maintained at +37.5 dB/V or −38 dB/V (depending on mode selection) over temperature, supply, and process as  $V_{\text{GAN}}$  varies from 100 mV to 900 mV. To form an AGC loop with the on-board detector around the VGA, the MODE pin has to be pulled low.

Each VGA has 24 dB of gain range that can be shifted as the maximum gain is programmed.

The gain functions for MODE pulled high and low are given respectively by

 $Gain_{HIGH}$  (dB) = 37.5  $\times$   $V_{GAN}$  – 14

 $Gain_{LOW}$  (dB) =  $-38 \times V_{GAN} + 24.8$ 

where  $V_{\text{GAIN}}$  is expressed in volts.



Figure 61. Gain and Conformance Error vs.  $V_{GAIN1}/V_{GAIN2}$  for Gain Code 11, and  $MODE = 0$  V and  $MODE = 5$  V for Both VGAs

### <span id="page-17-1"></span>**INPUT AND OUTPUT IMPEDANCES**

The [ADL5336](http://www.analog.com/ADL5336) offers differential broadband, 200  $\Omega$  input impedance. The output of each VGA is a low impedance buffer with negative feedback within the programmable gain amplifier. The negative feedback reduces the output impedance at low frequencies, but the output impedance increases with increasing frequency above 300 MHz.

### <span id="page-17-2"></span>**AGC OPERATION**

The internally connected square law detectors are connected to the outputs of the VGAs through a programmable attenuator. The detector compares the output of the attenuator to an internal reference of 63 mV rms. The AGC loop is closed by connecting the DTO1/DTO2 pins to the GAIN1/GAIN2 pins, and having the MODE pin pulled low, configuring the VGAs for a negative gain slope.

If the attenuator is programmed to pass the full VGA output, the AGC forces the output of the VGA to 63 mV rms, as long as the gain required is within the gain range of the VGA. If the attenuator is programmed to attenuate the VGA output by 21 dB (Setpoint Word 111) and the AGC loop is closed, the AGC function forces the VGA output to 707 mV rms. If the gain required to achieve the programmed target output level is out of the VGA range, the GAINx pin rails to either VPOS/2 or GND.

If the amplifier is operated in VGA mode or the detector is not otherwise being used, the setpoint should be programmed to maximum attenuation so that the VGA output does not overdrive the input to the detector, adversely affecting both the detector and VGA output.



<span id="page-17-3"></span>Figure 62. RMS Detection Diagram (Shows the Signal Path from VGA1/VGA2 Output to Squarer Cell)

09550-067

## <span id="page-18-0"></span>REGISTER MAP AND CODES

<span id="page-18-1"></span>**Table 5. Register Map** 



<span id="page-18-4"></span>l,



#### <span id="page-18-2"></span>**Table 6. RMS Output Setpoint Map**



### <span id="page-18-3"></span>**Table 7. VGA2 Input Switch Logic**



#### **Table 8. Maximum Gain Map**



## <span id="page-19-1"></span><span id="page-19-0"></span>APPLICATIONS INFORMATION **BASIC CONNECTIONS**

The basic connections for a typica[l ADL5336](http://www.analog.com/ADL5336) application are shown in [Figure 63.](#page-19-5) 

### <span id="page-19-2"></span>**SUPPLY DECOUPLING**

A nominal supply voltage of 5.0 V should be applied to the supply pins. The supply voltage should be between the limits of 4.5 V and 5.5 V. All of the supply pins must be decoupled to ground with at least one low inductance, surface-mount ceramic capacitor of 0.1 µF. Place these decoupling capacitors as close as possible to the [ADL5336](http://www.analog.com/ADL5336) device. Th[e ADL5336](http://www.analog.com/ADL5336) has an analog supply and a digital supply. Take care to separate the two supplies with a large surface-mount inductor of 33 µH, and each supply must then be decoupled separately to their respective grounds through a 10 µF capacitor. The [ADL5336](http://www.analog.com/ADL5336) also has two separate grounds: an analog ground and a digital ground. Again, a large surface-mount inductor of 33 µH should be used to separate the grounds.

#### <span id="page-19-3"></span>**INPUT SIGNAL PATH**

The [ADL5336](http://www.analog.com/ADL5336) has three input signal paths, two of which inputs go to VGA2 via an internal switch, and the other input goes to VGA1. Each of the three pairs of input pins (INP1/INM1, IP2A/IM2A, and IP2B/IM2B) has a differential input impedance of 200 Ω. To obtain maximum power transfer, the driving source impedance also needs to be 200 Ω. On the evaluation board, this is achieved via a 4:1 impedance ratio balun. The evaluation board schematic is shown i[n Figure 70.](#page-24-1) For more information on the input signal paths, refer to th[e Input Signal Path](#page-19-3) section. The input common-mode voltage sits at roughly VPOS/2 for both VGAs, except on VGA2; the nonselected input of VGA2 has an input common-mode voltage that sits at roughly ground.

#### <span id="page-19-4"></span>**OUTPUT SIGNAL PATH**

There are two output signal paths on th[e ADL5336:](http://www.analog.com/ADL5336) one signal path per VGA. The output of VGA1 can be ac-coupled into either of the inputs of VGA2, which cascades the two VGAs, or ac-coupled into a 200  $\Omega$  termination impedance. VGA1 is designed to drive a 200 Ω differential load, whereas VGA2 is designed to drive a 100 Ω differential load. On the evaluation board, a 100  $\Omega$  differential impedance is presented to the output of VGA2. This is achieve via a 1:1 balun and a resistive matching network. For more information on the evaluation board, see the evaluation board schematic in [Figure 70.](#page-24-1) The output common-mode voltage on both VGAs sits at roughly VPOS/2.



<span id="page-19-5"></span>Figure 63. Basic Connections Schematic

### <span id="page-20-0"></span>**DETECTOR OUTPUT AND GAIN PIN**

Th[e ADL5336](http://www.analog.com/ADL5336) has a pair of detector squaring cells. Each squaring cell has a VGA output applied to its input. This is shown [Figure 1](#page-0-4)  an[d Figure 62.](#page-17-3) These on-board detector squaring cells are used to achieve an AGC function with the VGAs. Each of the squared output signals is compared to a reference signal and the difference is then output in a current-mode signal. The DTO1 pin is the detector squaring cell output that taps off of the output VGA1, and the DTO2 pin is the detector squaring cell output that taps off of the output of VGA2. By shorting the DTO1 and GAIN1 pins together and putting a capacitor to ground on the DTO1/ GAIN1 node, the AGC function can be achieved using VGA1. The same connections can be done to DTO2 and GAIN2 to achieve the AGC function using VGA2. The MODE pin must be pulled low for the AGC function. For more information on the detector squaring cells and the AGC function, refer to the [AGC Operation](#page-17-2) section. For information concerning the capacitor value used, refer to the [Theory of Operation](#page-16-0) section.

#### <span id="page-20-1"></span>**COMMON-MODE BYPASSING**

Decouple the two common-mode pins, VCM1 (Pin 1) and VCM2 (Pin 24), of the [ADL5336 u](http://www.analog.com/ADL5336)sing low inductance, surface-mount ceramic capacitors. The evaluation board has 0.1 µF capacitor values for each of the common-mode pins (see [Figure 70\)](#page-24-1).

#### <span id="page-20-2"></span>**SERIAL PORT CONNECTIONS**

The SPI port of th[e ADL5336](http://www.analog.com/ADL5336) writes data into the device and reads data out of it. The SPI port controls maximum VGA gain levels, output setpoint levels, and VGA2 input selection. It is recommended to put low-pass RC filtering on the SPI lines to filter out any high frequency glitches if reading and writing to the SPI port becomes problematic. Capacitors C26 through C29, shown in [Figure 70,](#page-24-1) can be populated, along with replacing the standard 0  $\Omega$  jumper resistors (R9 to R12) to make an appropriate low-pass RC filter network on each SPI line.

### <span id="page-20-3"></span>**MODE AND ENABLE CONNECTIONS**

Th[e ADL5336](http://www.analog.com/ADL5336) can have both a positive and negative gain slope. This function is controlled by the MODE pin. When the MODE is pulled high, it puts each VGA into traditional VGA mode, where the gain slope is positive. When the MODE pin is pulled to ground, both VGAs have a negative gain slope, which is needed to obtain an AGC function with either VGA. The MODE threshold voltage levels are  $V_{\text{MODE}} > 3$  V for the positive gain slope and  $V_{\text{MODE}}$  < 2 V for the negative gain slope.

Pulling the ENBL pin high enables the part and allows for normal operation. If the ENBL pin is pulled low, then th[e ADL5336](http://www.analog.com/ADL5336) powers down and only draws approximately 4 mA of supply current.

### <span id="page-20-4"></span>**ERROR VECTOR MAGNITUDE (EVM)**

EVM is a measure used to quantify the performance of a digital radio transmitter or receiver by measuring the fidelity of the digital signal transmitted or received. Various imperfections in the link, such as magnitude and phase imbalance, noise, and distortion, cause the constellation points to deviate from their ideal locations.

In general, as signal power increases, the distortion components increase. A typical receiver exhibits the three following distinct EVM limitations vs. the received input signal power:

- At large enough signal levels, where the distortion components due to the harmonic nonlinearities in the device are falling in-band, EVM degrades as signal levels increase.
- At medium signal levels, where the signal chain behaves in a linear manner and the signal is well above any notable noise contributions, EVM has a tendency to reach an optimal level determined dominantly by either the quadrature accuracy and I/Q gain match of the signal chain or the precision of the test equipment.
- As signal levels decrease, such that noise is a major contributor, EVM performance vs. the signal level exhibits a decibel-for-decibel degradation with decreasing signal level. At these lower signal levels, where noise is the dominant limitation, decibel EVM is directly proportional to the SNR.

### <span id="page-21-0"></span>**EFFECT OF CAGC ON EVM**

The choice of CAGC is a compromise of averaging time constant, response time, and carrier leakage. If  $C_{AGC}$  is selected to be too small to speed up the response time, the AGC loop could start tracking and leveling any amplitude envelope and corrupt the constellation. The AGC loop bandwidth (BW) is given by the equation

 $BW_{LOOP} = 1/(2\pi \times R_{AGC} \times C_{AGC})$ 

where  $R_{AGC}$  is the on-chip equivalent resistance of the loop.

By increasing CAGC (which decreases the loop BW), EVM can be improved because the signal is outside of the AGC loop BW, and therefore, the AGC no longer levels the amplitude envelope of the signal. [Figure 64](#page-21-2) illustrates this behavior with three different AGC capacitor values while the [ADL5336](http://www.analog.com/ADL5336) VGAs are cascaded. There is a drastic degradation of EVM when the smaller capacitor values are used. This example uses a 16 QAM modulated signal at 4.5 Msym/sec using a pulse shaping filter and an alpha of 0.35. The frequency used was 140 MHz and output setpoints for both VGAs were 250 mV rms. Both VGAs were set to maximum gain codes of 11.



<span id="page-21-2"></span>Figure 64. EVM vs. RF Input Power over Several CAGC Values

### <span id="page-21-1"></span>**AGC INSENSITIVITY TO MODULATION TYPE**

Given that CAGC is chosen correctly for the symbol rate of the modulated signal and carrier frequency, EVM should not degrade much with different modulation types. The four different modulation types, and how EVM changes with each, are shown in [Figure 65.](#page-21-3) There is an approximately 4 dB spread across the curves. All modulated signals were set to 4.5 Msym/sec using a pulse shaping filter and an alpha of 0.35. The frequency used was 140 MHz.  $C_{\text{AGC}} = 0.1 \mu$ F and output setpoints for both VGAs were 250 mV rms. Both VGAs were set to maximum gain codes of 11.



<span id="page-21-3"></span>Figure 65. EVM vs. RF Input Power Over Several Modulation Types

### <span id="page-22-0"></span>**EFFECT OF SETPOINT ON EVM**

While in AGC mode, the EVM can degrade depending on the output setpoint each VGA is set to. There is a strong relationship between the output setpoint of VGA2 and EVM performance while the output setpoint of VGA1 is held constant. Conversely, the EVM does not change much while the output setpoint of the VGA2 is held constant and the output setpoint of VGA1 is changed. This behavior can be seen in [Figure 66 w](#page-22-2)here several different setpoints of both VGAs were tested. This example uses a 16 QAM modulated signal at 4.5 Msym/sec using a pulse shaping filter and an alpha of 0.35.The frequency used was 140 MHz and  $C_{\text{AGC}} = 0.1 \mu F$ . Both VGAs were set to maximum gain codes of 11.

<span id="page-22-2"></span>

Figure 67. EVM vs. RF Input Power While VGA1 Setpoint Held Constant to 250 mV rms and VGA2 Setpoint Swept; VGA1/VGA2 Gain Code = 11

<span id="page-22-3"></span>

### **Vi (mV rms) AV1 (dB) VO1 (mV rms) AV2 (dB) VO (mV rms) n1 n2 nTOTAL** 176 0 176 +6 353 20 10 22.4 176 | 6 | 353 | 0 | 353 | 10 | 10 | 14.1 176 12 707 −6 353 5 10 11.2

#### <span id="page-22-1"></span>**CASCADED VGA/AGC PERFORMANCE**

The [ADL5336 i](http://www.analog.com/ADL5336)s designed for easy cascading of the two VGAs. Cascading VGAs decreases the overall noise figure by keeping as much gain as possible before the final gain stage/noise source. A single X-AMP has constant output referred noise. For an 8 dB NF amplifier, with 36 dB maximum gain, in a 200  $\Omega$  matched system, output referred noise  $V_{N, RTO} = 144 \text{ nV} / \sqrt{\text{Hz}}$ . RTO, the noise contribution from the source, is the constant source noise multiplied by the gain (as the gain is reduced, the noise contribution from the source decreases). Measuring noise figure as  $20 \times log10$ (total noise/noise from source), the dB-for-dB degradation in NF typical of this architecture can be seen.

When the gain is partitioned into two VGAs, consider 18 dB each. If each has an 8 dB NF, then each has an RTO noise of 18 nV/ $\sqrt{Hz}$ , including the source noise, and 16.5 nV/ $\sqrt{Hz}$ , excluding the source noise. At maximum gain, the total RTO noise is 145 nV/√Hz. As overall gain is decreased, the gain of VGA2 is decreased first. When the gain of VGA2 is decreased by 6 dB, the noise contributions from the source and VGA1 both decrease by 6 dB for an overall RTO noise of the system that falls to 74 nV/ $\sqrt{\text{Hz}}$ .

When VGA1 and VGA2 are cascaded and operating in AGC mode, setpoint programming affects dynamic range. The noise measured at the output of VGA1 is relatively constant across gain, which is a feature common to X-AMP VGAs. However, measured at the output of VGA2, the noise contribution from VGA2 is constant, but the noise contribution from VGA1 depends on the gain of VGA2. For a given overall gain (VGA1 and VGA2), the gain partitioning between VGA1 and VGA2 controls total RTO noise and distortion.

To illustrate, consider the case where both VGAs are programmed to a maximum gain of 14 dB and the setpoint of VGA2 is 101, or 353 mV rms. Gain and signal levels can also be looked at when the setpoint of VGA1 is programmed to 011, 101, and 111, 176 mV rms, 353 mV rms, and 707 mV rms (see [Table 9\)](#page-22-3).

As the setpoint of VGA1 increases, the total output noise decreases.

Linearity limits how high the setpoint of VGA1 for a given system can be programmed. For two equal sinusoidal tones, 353 mV rms corresponds to 1.4 V p-p, whereas 707 mV rms corresponds to 2.8 V p-p. For a 1.4 V p-p composite output, IMD3 is approximately −65 dBc; however, for a 2.8 V p-p composite output, IMD3 is theoretically 12 dB worse at −53 dBc.

For each VGA, total RTO noise increases at higher maximumgain settings; therefore, the overall combination of maximum gain should be minimized while still satisfying all system requirements with adequate margin.

In linear terms, the noise figure of the cascaded amplifiers can be given by

$$
NF_{\text{CAS}} = NF_{\text{VGA1}} + (NF_{\text{VGA2}} - 1)/G_{\text{VGA1}}
$$

Because both VGAs are X-AMPs, the noise figure of each VGA degrades dB-for-dB as the gain of each VGA decreases. This is due to the attenuation ladder on the input that attenuates the signal before the signal is gained up. If only the gain of the second VGA is changing, the cascaded noise figure does not change appreciably because the noise figure of the second VGA is being divided by the constant gain of the first VGA. When the gain of VGA2 drops to the minimum and the input signal level is still decreasing, VGA1 takes over and its gain starts to change. The cascaded noise figure increases dB-for-dB while the gain of VGA1 decreases.

While cascading the VGAs, keeping intermodulation distortion components low is at direct odds with keeping noise figure and output noise density low. It can be shown that the third-order intercept of a cascaded system in linear terms is

 $P3 = 1/(1/(G_{VGA2}P_{3\ VGA1}) + 1/P_{3\ VGA2})$ 

where  $P_3$  v<sub>GA1</sub> and  $P_3$  v<sub>GA2</sub> are the third-order intercept points of each VGA in watts. Thus, when the overall IP3 is the largest (distortion is the smallest), the gain of VGA2 is at its maximum. Vice-versa, when the gain of VGA2 is at its minimum, the overall IP3 is the smallest, and distortion is at its maximum.

[Table 10 p](#page-23-0)rovides conditions for optimization for the output noise density, noise figure, and distortion parameters.

#### <span id="page-23-0"></span>**Table 10. Optimized Conditions**



1 Having the gain of VGA2 at maximum does not change the overall noise figure much due to the noise figure contribution of VGA2 being divided by the gain of VGA1.

2 IMD levels do not change much over the X-Amp gain range, but best IMD levels are achieved at high gains.

When starting from a very small input power, such that neither VGA has reached their respective setpoints, and the analog gain of both VGAs is forced to its maximum, the cascaded OIP3 is at its maximum, while the cascaded noise figure is at its minimum. As the input power is increased, each VGA keeps its gain at maximum until its respective setpoint is reached, at which point the gain of the VGA (whose setpoint has been reached) decreases to accomodate the increased input power and changes the cascaded OIP3 and noise figure.

[Figure 68 s](#page-23-1)hows how the OIP3 changes while input power is varied in AGC mode, which consequently changes the analog gains of the VGAs. The setpoint of VGA2 is fixed to 100 (or 250 mV rms), and the setpoint of VGA1 is changed from 001 (88 mV rms) to 100 (250 mV rms), and finally, to 111 (707 mV rms).



<span id="page-23-1"></span>



<span id="page-23-2"></span>

[Figure 69 s](#page-23-2)hows how the NF changes while the input power is varied in AGC, which again, consequently changes the analog gains of the VGAs. The setpoint of VGA2 is still fixed to 100 (250 mV rms), and the changes made to the setpoint of VGA1 is the same as before.

## <span id="page-24-0"></span>EVALUATION BOARD LAYOUT

An evaluation board is available for testing the [ADL5336.](http://www.analog.com/ADL5336) The evaluation board schematic is shown i[n Figure 70.](#page-24-1) [Table 11](#page-27-1) provides the component values and suggestions for modifying the component values for the various modes of operation.



<span id="page-24-1"></span>Figure 70. Evaluation Board Schematic







Figure 72. Silkscreen Top



Figure 73. Silkscreen Bottom

### <span id="page-27-0"></span>**BILL OF MATERIALS (BOM)**

#### <span id="page-27-1"></span>**Table 11. Evaluation Board Configuration Options**





### <span id="page-28-0"></span>**EVALUATION BOARD CONTROL SOFTWARE**

Th[e ADL5336](http://www.analog.com/ADL5336) evaluation board is controlled through the parallel port on a PC. The parallel port is programmed via th[e ADL5336](http://www.analog.com/ADL5336) evaluation software. This software controls the following:

- The setpoints of VGA1 and VGA2
- The maximum gains of VGA1 and VGA2
- The input control switch of VGA2

For information about the register map, se[e Table 5,](#page-18-1) [Table 6,](#page-18-2)  [Table 7,](#page-18-3) an[d Table 8.](#page-18-4) For information about SPI port timing and control, see [Figure 2 a](#page-4-1)n[d Figure 3.](#page-4-2)

After the software is downloaded and installed, start the basic user interface to program the maximum gains, setpoints, and the input of VGA2, see [Figure 74.](#page-28-1) 

To program the setpoints of each VGA, click on the respective pulldown menu of the desired VGA under **RMS Out (mVrms/dBV)**, select the desired setpoint, and click **Write Bits**.

To program the maximum gain of each VGA, click on the respective pull-down menu of the desired VGA under the **VGA 1 Max Gain (dB)/VGA 2 Max Gain (dB)**, select the desired maximum gain, and click **Write Bits**.

When the user clicks **Write Bits**, a write operation executes, immediately followed by a read operation. The updated information is displayed in the **VGA1 Current State** and **VGA2 Current State** fields. The gain displayed does not represent the analog VGA gain, only the digital maximum gain.

On VGA2, the user can switch to either **Input A** or **Input B** by selecting the slider switch, **VGA 2 Switch**.

Because the speed of the parallel port varies from PC to PC, the **Clock Stretch** function can be used to change the effective frequency of the CLK line. The CLK line has a scalar range from 1 to 10; 10 is the fastest speed, and 1 is the slowest.



<span id="page-28-1"></span>Figure 74[. ADL5336 S](http://www.analog.com/ADL5336)oftware Screen Capture

09550-084

## <span id="page-29-0"></span>OUTLINE DIMENSIONS



#### <span id="page-29-1"></span>**ORDERING GUIDE**



<sup>1</sup> Z = RoHS Compliant Part.

**©2011–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09550-0-4/18(C)** 



www.analog.com

Rev. C | Page 30 of 30