

### CY7C1263KV18/CY7C1265KV18

# 36-Mbit QDR<sup>®</sup> II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)

#### **Features**

- Separate independent read and write data ports

  □ Supports concurrent transactions
- 550 MHz clock for high bandwidth
- Four-word burst for reducing address bus frequency
- Double data rate (DDR) Interfaces on both read and write ports (data transferred at 1100 MHz) at 550 MHz
- Available in 2.5 clock cycle latency
- Two input clocks (K and K) for precise DDR timing
   □ SRAM uses rising edges only
- Echo clocks (CQ and CQ) simplify data capture in high speed systems
- Data valid pin (QVLD) to indicate valid data on the output
- Single multiplexed address input bus latches address inputs for read and write ports
- Separate port selects for depth expansion
- Synchronous internally self-timed writes
- QDR<sup>®</sup> II+ operates with 2.5 cycle read latency when DOFF is asserted HIGH
- Operates similar to QDR I device with one cycle read latency when DOFF is asserted LOW
- Available in × 18, and × 36 configurations
- Full data coherency, providing most current data
- Core  $V_{DD}$  = 1.8 V ± 0.1 V; I/O  $V_{DDQ}$  = 1.4 V to  $V_{DD}$  [1] □ Supports both 1.5 V and 1.8 V I/O supply
- HSTL inputs and variable drive HSTL output buffers
- Available in 165-ball FBGA package (13 × 15 × 1.4 mm)
- Offered in both Pb-free and non Pb-free Packages
- JTAG 1149.1 compatible test access port
- Phase-locked loop (PLL) for accurate data placement

### Configurations

With Read Cycle Latency of 2.5 cycles:

CY7C1263KV18 – 2M × 18 CY7C1265KV18 – 1M × 36

### **Functional Description**

The CY7C1263KV18, and CY7C1265KV18 are 1.8 V synchronous pipelined SRAMs, equipped with QDR II+ architecture. Similar to QDR II architecture, QDR II+ architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR II+ architecture has separate data inputs and data outputs to completely eliminate the need to "turnaround" the data bus that exists with common I/O devices. Each port is accessed through a common address bus. Addresses for read and write addresses are latched on alternate rising edges of the input (K) clock. Accesses to the QDR II+ read and write ports are completely independent of one another. To maximize data throughput, both read and write ports are equipped with DDR interfaces. Each address location is associated with four 18-bit words (CY7C1263KV18), or 36-bit words (CY7C1265KV18) that burst sequentially into or out of the device. Because data is transferred into and out of the device on every rising edge of both input clocks (K and K), memory bandwidth is maximized while simplifying system design by eliminating bus "turnarounds".

Depth expansion is accomplished with port selects, which enables each port to operate independently.

All synchronous inputs pass through input registers controlled by the K or  $\overline{K}$  input clocks. All data outputs pass through output registers controlled by the K or  $\overline{K}$  input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.

For a complete list of related documentation, click here.

### Selection Guide

Description	550 MHz	500 MHz	450 MHz	400 MHz	Unit	
Maximum operating frequency		550	500	450	400	MHz
Maximum operating current	× 18	850	790	Not Offered	660	mA
	× 36	1210	Not Offered	1020	920	

#### Note


1. The Cypress QDR II+ devices surpass the QDR consortium specification and can support V<sub>DDQ</sub> = 1.4 V to V<sub>DD</sub>.

Cypress Semiconductor Corporation Document Number: 001-57833 Rev. \*L


Revised January 4, 2018



### Logic Block Diagram - CY7C1263KV18



# Logic Block Diagram - CY7C1265KV18





### **Contents**

Pin Configurations	4
Pin Definitions	5
Functional Overview	6
Read Operations	6
Write Operations	6
Byte Write Operations	7
Concurrent Transactions	7
Depth Expansion	7
Programmable Impedance	7
Echo Clocks	
Valid Data Indicator (QVLD)	7
PLL	7
Application Example	8
Truth Table	
Write Cycle Descriptions	
Write Cycle Descriptions	
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
Test Access Port	
Performing a TAP Reset	12
TAP Registers	
TAP Instruction Set	12
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Electrical Characteristics	
TAP AC Switching Characteristics	16
TAP Timing and Test Conditions	17
Identification Register Definitions	18
Scan Register Sizes	
Instruction Codes	18

Boundary Scan Order	19
Power Up Sequence in QDR II+ SRAM	20
Power Up Sequence	20
PLL Constraints	
Maximum Ratings	21
Operating Range	
Neutron Soft Error Immunity	
Electrical Characteristics	
DC Electrical Characteristics	
AC Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Switching Characteristics	24
Switching Waveforms	
Read/Write/Deselect Sequence	
Ordering Information	
Ordering Code Definitions	
Package Diagram	
Acronyms	28
Document Conventions	28
Units of Measure	28
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	31
Products	
PSoC®Solutions	
Cypress Developer Community	
Technical Support	



# **Pin Configurations**

The pin configurations for CY7C1263KV18 and CY7C1265KV18 follow.  $\cite{[2]}$ 

Figure 1. 165-ball FBGA (13 × 15 × 1.4 mm) pinout CY7C1263KV18 (2M × 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/144M	Α	WPS	BWS <sub>1</sub>	K	NC/288M	RPS	Α	NC/72M	CQ
В	NC	Q9	D9	Α	NC	K	BWS <sub>0</sub>	Α	NC	NC	Q8
С	NC	NC	D10	$V_{SS}$	Α	NC	Α	$V_{SS}$	NC	Q7	D8
D	NC	D11	Q10	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	D7
E	NC	NC	Q11	$V_{\mathrm{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	D6	Q6
F	NC	Q12	D12	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	Q5
G	NC	D13	Q13	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	NC	NC	D5
Н	DOFF	$V_{REF}$	$V_{\mathrm{DDQ}}$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$V_{\mathrm{DDQ}}$	$V_{REF}$	ZQ
J	NC	NC	D14	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	Q4	D4
K	NC	NC	Q14	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	NC	D3	Q3
L	NC	Q15	D15	$V_{\mathrm{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	NC	Q2
М	NC	NC	D16	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	Q1	D2
N	NC	D17	Q16	$V_{SS}$	Α	Α	Α	$V_{SS}$	NC	NC	D1
Р	NC	NC	Q17	Α	Α	QVLD	Α	Α	NC	D0	Q0
R	TDO	TCK	Α	Α	Α	NC	А	Α	Α	TMS	TDI

### CY7C1265KV18 (1M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/288M	NC/72M	WPS	BWS <sub>2</sub>	K	BWS <sub>1</sub>	RPS	Α	NC/144M	CQ
В	Q27	Q18	D18	Α	BWS <sub>3</sub>	K	BWS <sub>0</sub>	Α	D17	Q17	Q8
С	D27	Q28	D19	$V_{SS}$	Α	NC	Α	$V_{SS}$	D16	Q7	D8
D	D28	D20	Q19	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	Q16	D15	D7
E	Q29	D29	Q20	$V_{\mathrm{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	Q15	D6	Q6
F	Q30	Q21	D21	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	D14	Q14	Q5
G	D30	D22	Q22	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	Q13	D13	D5
Н	DOFF	$V_{REF}$	$V_{\mathrm{DDQ}}$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$V_{\mathrm{DDQ}}$	$V_{REF}$	ZQ
J	D31	Q31	D23	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	D12	Q4	D4
K	Q32	D32	Q23	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	Q12	D3	Q3
L	Q33	Q24	D24	$V_{\mathrm{DDQ}}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{\mathrm{DDQ}}$	D11	Q11	Q2
М	D33	Q34	D25	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	D10	Q1	D2
N	D34	D26	Q25	V <sub>SS</sub>	Α	Α	Α	V <sub>SS</sub>	Q10	D9	D1
Р	Q35	D35	Q26	Α	Α	QVLD	Α	Α	Q9	D0	Q0
R	TDO	TCK	Α	Α	Α	NC	Α	Α	Α	TMS	TDI

#### Note

<sup>2.</sup> NC/72M, NC/144M, and NC/288M are not connected to the die and can be tied to any voltage level.



### **Pin Definitions**

Pin Name	I/O	Pin Description
D <sub>[x:0]</sub>	Input- synchronous	<b>Data input signals</b> . Sampled on the rising edge of K and $\overline{K}$ clocks when valid write operations are active. CY7C1263KV18 – D <sub>[17:0]</sub> CY7C1265KV18 – D <sub>[35:0]</sub>
WPS	Input- synchronous	Write port select – active LOW. Sampled on the rising edge of the K clock. When asserted active, a write operation is initiated. Deasserting deselects the write port. Deselecting the write port ignores $D_{[x:0]}$ .
BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub>	Input- synchronous	Byte write select 0, 1, 2, and 3 – active LOW. Sampled on the rising edge of the K and $\overline{K}$ clocks when write operations are active. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CY7C1263KV18 – $\overline{BWS}_0$ controls $D_{[8:0]}$ and $\overline{BWS}_1$ controls $D_{[17:9]}$ . $\overline{CY7C}$ 1265KV18 – $\overline{BWS}_0$ controls $D_{[8:0]}$ , $\overline{BWS}_1$ controls $D_{[17:9]}$ , $\overline{BWS}_2$ controls $D_{[26:18]}$ and $\overline{BWS}_3$ controls $D_{[35:27]}$ . All the byte write selects are sampled on the same edge as the data. Deselecting a byte write select ignores the corresponding byte of data and it is not written into the device.
A	Input- synchronous	Address inputs. Sampled on the rising edge of the K clock during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 2M × 18 (4 arrays each of 512K × 18) for CY7C1263KV18 and 1M × 36 (4 arrays each of 256K × 36) for CY7C1265KV18. Therefore, only 19 address inputs are needed to access the entire memory array of CY7C1263KV18 and 18 address inputs for CY7C1265KV18. These inputs are ignored when the appropriate port is deselected.
Q <sub>[x:0]</sub>	Outputs- synchronous	<b>Data output signals</b> . These pins drive out the requested data when the read operation is active. Valid data is driven out on the rising edge of the K and K clocks during read operations. On deselecting the read port, $Q_{[x:0]}$ are automatically tristated. CY7C1263KV18 – $Q_{[17:0]}$ CY7C1265KV18 – $Q_{[35:0]}$
RPS	Input- synchronous	<b>Read port select</b> – <b>active LOW</b> . Sampled on the rising edge of positive input clock (K). When active, a read operation is initiated. Deasserting deselects the read port. When deselected, the pending access is allowed to complete and the output drivers are automatically tristated following the next rising edge of the K clock. Each read access consists of a burst of four sequential transfers.
QVLD	Valid output indicator	<b>Valid output indicator</b> . The Q Valid indicates valid output data. QVLD is edge aligned with CQ and $\overline{\text{CQ}}$ .
K	Input clock	<b>Positive input clock input</b> . The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$ . All accesses are initiated on the rising edge of K.
K	Input clock	<b>Negative input clock input</b> . $\overline{K}$ is used to capture synchronous inputs being presented to the device and to drive out data through $Q_{[x:0]}$ .
CQ	Echo clock	<b>Synchronous echo clock outputs</b> . This is a free running clock and is synchronized to the input clock (K) of the QDR II+. The timings for the echo clocks are shown in the Switching Characteristics on page 24.
CQ	Echo clock	<b>Synchronous echo clock outputs</b> . This is a free running clock and is synchronized to the input clock (K) of the QDR II+. The timings for the echo clocks are shown in the Switching Characteristics on page 24.
ZQ	Input	<b>Output impedance matching input</b> . This input is used to tune the device outputs to the system data bus impedance. CQ, $\overline{CQ}$ , and $\overline{Q_{[x:0]}}$ output impedance are set to $0.2 \times \overline{RQ}$ , where $\overline{RQ}$ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to $\overline{V_{DDQ}}$ , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
DOFF	Input	<b>PLL turn off</b> – <b>active LOW</b> . Connecting this pin to ground turns off the PLL inside the device. The timings in the PLL turned off operation differs from those listed in this data sheet. For normal operation, this pin can be connected to a pull-up through a 10 K $\Omega$ or less pull-up resistor. The device behaves in QDR I mode when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with QDR I timing.
TDO	Output	TDO pin for JTAG.
TCK	Input	TCK pin for JTAG.



### Pin Definitions (continued)

Pin Name	I/O	Pin Description
TDI	Input	TDI pin for JTAG.
TMS	Input	TMS pin for JTAG.
NC	N/A	Not connected to the die. Can be tied to any voltage level.
NC/72M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/144M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/288M	N/A	Not connected to the die. Can be tied to any voltage level.
V <sub>REF</sub>	Input- reference	<b>Reference voltage input</b> . Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
$V_{DD}$	Power supply	Power supply inputs to the core of the device.
V <sub>SS</sub>	Ground	Ground for the device.
$V_{DDQ}$	Power supply	Power supply inputs for the outputs of the device.

#### Functional Overview

The CY7C1263KV18, CY7C1265KV18 are synchronous pipelined burst SRAMs equipped with a read port and a write port. The read port is dedicated to read operations and the write port is dedicated to write operations. Data flows into the SRAM through the write port and flows out through the read port. These devices multiplex the address inputs to minimize the number of address pins required. By having separate read and write ports, the QDR II+ completely eliminates the need to "turnaround" the data bus and avoids any possible data contention, thereby simplifying system design. Each access consists of four 18-bit data transfers in the case of CY7C1263KV18, and four 36-bit data transfers in the case of CY7C1265KV18, in two clock cycles.

These devices operate with a read latency of two and half cycles when  $\overline{\text{DOFF}}$  pin is tied HIGH. When  $\overline{\text{DOFF}}$  pin is set LOW or connected to  $V_{SS}$  then device behaves in QDR I mode with a read latency of one clock cycle.

Accesses for both ports are initiated on the positive input clock (K). All synchronous input and output timing are referenced from the rising edge of the input clocks (K and  $\overline{K}$ ).

All synchronous data inputs  $(D_{[x:0]})$  pass through input registers controlled by the input clocks (K and  $\overline{K}$ ). All synchronous data outputs  $(Q_{[x:0]})$  outputs pass through output registers controlled by the rising edge of the input clocks (K and  $\overline{K}$ ) as well.

All synchronous control ( $\overline{RPS}$ ,  $\overline{WPS}$ ,  $\overline{BWS}_{[x:0]}$ ) inputs pass through input registers controlled by the rising edge of the input clocks (K and  $\overline{K}$ ).

CY7C1263KV18 is described in the following sections. The same basic descriptions apply to CY7C1265KV18.

### **Read Operations**

The CY7C1263KV18 is organized internally as four arrays of 512K × 18. Accesses are completed in a burst of four sequential 18-bit data words. Read operations are initiated by asserting RPS active at the rising edge of the positive input clock (K). The

address presented to the address inputs is stored in the read address register. Following the next two  $\overline{K}$  clock rise, the corresponding lowest order 18-bit word of data is driven onto the Q<sub>[17:0]</sub> using K as the output timing reference. On the subsequent rising edge of K, the next 18-bit data word is driven onto the Q<sub>[17:0]</sub>. This process continues until all four 18-bit data words have been driven out onto Q[17:0]. The requested data is valid 0.45 ns from the rising edge of the input clock (K or  $\overline{K}$ ). To maintain the internal logic, each read access must be allowed to complete. Each read access consists of four 18-bit data words and takes two clock cycles to complete. Therefore, read accesses to the device can not be initiated on two consecutive K clock rises. The internal logic of the device ignores the second read request. Read accesses can be initiated on every other K clock rise. Doing so pipelines the data flow such that data is transferred out of the device on every rising edge of the input clocks (K and K).

When the read port is deselected, the CY7C1263KV18 first completes the pending read transactions. Synchronous internal circuitry automatically tristates the outputs following the next rising edge of the negative input clock  $(\overline{K})$ . This enables for a seamless transition between devices without the insertion of wait states in a depth expanded memory.

#### **Write Operations**

Write operations are initiated by asserting  $\overline{WPS}$  active at the rising edge of the positive input clock (K). On the following K clock rise the data presented to  $D_{[17:0]}$  is latched and stored into the lower 18-bit write data register, provided  $\overline{BWS}_{[1:0]}$  are both asserted active. On the subsequent rising edge of the negative input clock ( $\overline{K}$ ) the information presented to  $D_{[17:0]}$  is also stored into the write data register, provided  $\overline{BWS}_{[1:0]}$  are both asserted active. This process continues for one more cycle until four 18-bit words (a total of 72 bits) of data are stored in the SRAM. The 72 bits of data are then written into the memory array at the specified location. Therefore, write accesses to the device can not be initiated on two consecutive K clock rises. The internal logic of the device ignores the second write request. Write



accesses can be initiated on every other rising edge of the positive input clock (K). Doing so pipelines the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and  $\overline{K}$ ).

When deselected, the write port ignores all inputs after the pending write operations have been completed.

### **Byte Write Operations**

Byte write operations are supported by the CY7C1263KV18. A write operation is initiated as described in the section Write Operations on page 6. The bytes that are written are determined by  $\overline{\text{BWS}}_0$  and  $\overline{\text{BWS}}_1$ , which are sampled with each set of 18-bit data words. Asserting the appropriate byte write select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the byte write select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature can be used to simplify read, modify, or write operations to a byte write operation.

### **Concurrent Transactions**

The read and write ports on the CY7C1263KV18 operates completely independently of one another. As each port latches the address inputs on different clock edges, the user can read or write to any location, regardless of the transaction on the other port. If the ports access the same location when a read follows a write in successive clock cycles, the SRAM delivers the most recent information associated with the specified address location. This includes forwarding data from a write cycle that was initiated on the previous K clock rise.

Read access and write access must be scheduled such that one transaction is initiated on any clock cycle. If both ports are selected on the same K clock rise, the arbitration depends on the previous state of the SRAM. If both ports are deselected, the read port takes priority. If a read was initiated on the previous cycle, the write port takes priority (as read operations cannot be initiated on consecutive cycles). If a write was initiated on the previous cycle, the read port takes priority (as write operations can not be initiated on consecutive cycles). Therefore, asserting both port selects active from a deselected state results in alternating read or write operations being initiated, with the first access being a read.

#### **Depth Expansion**

The CY7C1263KV18 has a port select input for each port. This enables for easy depth expansion. Both port selects are sampled

on the rising edge of the positive input clock only (K). Each port select input can deselect the specified port. Deselecting a port does not affect the other port. All pending transactions (read and write) are completed before the device is deselected.

### Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V<sub>SS</sub> to allow the SRAM to adjust its output driver impedance. The value of RQ must be 5 × the value of the intended line impedance driven by the SRAM, the allowable range of RQ to guarantee impedance matching with a tolerance of  $\pm 15\%$  is between 175  $\Omega$  and 350  $\Omega$ , with V<sub>DDQ</sub> = 1.5 V. The output impedance is adjusted every 1024 cycles upon power-up to account for drifts in supply voltage and temperature.

#### **Echo Clocks**

Echo clocks are provided on the QDR II+ to simplify data capture on high-speed systems. Two echo clocks are generated  $\underline{by}$  the QDR II+. CQ is referenced with respect to K and  $\overline{CQ}$  is referenced with respect to  $\overline{K}.$  These are free running clocks and are synchronized to the input clock of the QDR II+. The timing for the echo clocks is shown in the Switching Characteristics on page 24.

### Valid Data Indicator (QVLD)

QVLD is provided on the QDR II+ to simplify data capture on high speed systems. The QVLD is generated by the QDR II+ device along with data output. This signal is also edge-aligned with the echo clock and follows the timing of any data pin. This signal is asserted half a cycle before valid data arrives.

#### **PLL**


These chips use a PLL that is designed to function between 120 MHz and the specified maximum clock frequency. During power-up, when the  $\overline{\text{DOFF}}$  is tied HIGH, the PLL is locked after 20  $\mu$ s of stable clock. The PLL can also be reset by slowing or stopping the input clocks K and  $\overline{\text{K}}$  for a minimum of 30 ns. However, it is not necessary to reset the PLL to lock to the desired frequency. The PLL automatically locks 20  $\mu$ s after a stable clock is presented. The PLL may be disabled by applying ground to the  $\overline{\text{DOFF}}$  pin. When the PLL is turned off, the device behaves in QDR I mode (with one cycle latency and a longer access time). For information, refer to the application note, *PLL Considerations in QDRII/DDRII/QDRII+/DDRII+*.



# **Application Example**

Figure 2 shows two QDR II+ used in an application.

Figure 2. Application Example (Width Expansion)



FPGA / ASIC



### **Truth Table**

The truth table for CY7C1263KV18, and CY7C1265KV18 follows. [3, 4, 5, 6, 7, 8]

Operation	K	RPS	WPS	DQ	DQ	DQ	DQ
Write cycle: Load address on the rising edge of K; input write data on two consecutive K and K rising edges.	L–H	H <sup>[9]</sup>	L [10]	D(A) at K(t + 1)↑	D(A + 1) at $\overline{K}$ (t + 1) $\uparrow$	D(A + 2) at K(t + 2)↑	D(A + 3) at $\overline{K}(t + 2)$
Read cycle: (2.5 cycle latency) Load address on the rising edge of K; wait two and half cycles; read data on two consecutive K and K rising edges.		L [10]	X	Q(A) at K(t + 2)↑	Q(A + 1) at K(t + 3)1	Q(A + 2) at K̄(t + 3)↑	Q(A + 3) at K(t + 4)↑
NOP: No operation	L–H	Н	Н	D = X Q = High Z	D = X Q = High Z	D = X Q = High Z	D = X Q = High Z
Standby: Clock stopped	Stopped	Х	Х	Previous state	Previous state	Previous state	Previous state

#### Notes

- X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑ represents rising edge.
   Device powers up deselected with the outputs in a tristate condition.
   "A" represents address location latched by the devices when transaction was initiated. A + 1, A + 2, and A + 3 represents the address sequence in the burst.
   "t" represents the cycle at which a read/write operation is started. t + 1, t + 2, and t + 3 are the first, second and third clock cycles respectively succeeding the "t" clock cycle.
   Data inputs are registered at K and K rising edges. Data outputs are delivered on K and K rising edges as well.
   It is recommended that K = K = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
   If this signal was LOW to initiate the previous cycle, this signal becomes a "Don't Care" for this operation.
   This signal was HIGH on previous K clock rise. Initiating consecutive read or write operations on consecutive K clock rises is not permitted. The device ignores the second read or write request.



### **Write Cycle Descriptions**

The write cycle description table for CY7C1263KV18 follows. [11, 12]

BWS <sub>0</sub>	BWS <sub>1</sub>	K	ĸ	Comments
L	L	L–H	Í	During the data portion of a write sequence: CY7C1263KV18 – both bytes (D <sub>[17:0]</sub> ) are written into the device.
L	L	I	L–H	During the data portion of a write sequence: CY7C1263KV18 – both bytes (D <sub>[17:0]</sub> ) are written into the device.
L	Н	L–H	1	During the data portion of a write sequence: CY7C1263KV18 – only the lower byte $(D_{[8:0]})$ is written into the device, $D_{[17:9]}$ remains unaltered.
L	Н	-	L–H	During the data portion of a write sequence: CY7C1263KV18 – only the lower byte $(D_{[8:0]})$ is written into the device, $D_{[17:9]}$ remains unaltered.
Н	L	L–H	-	During the data portion of a write sequence: CY7C1263KV18 – only the upper byte $(D_{[17:9]})$ is written into the device, $D_{[8:0]}$ remains unaltered.
Н	L	-	L–H	During the data portion of a write sequence: CY7C1263KV18 – only the upper byte $(D_{[17:9]})$ is written into the device, $D_{[8:0]}$ remains unaltered.
Н	Н	L–H	ı	No data is written into the devices during this portion of a write operation.
Н	Н	_	L–H	No data is written into the devices during this portion of a write operation.

Notes

11. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑represents rising edge.

12. Is based on a write cycle that was initiated in accordance with Truth Table on page 9. BWS<sub>0</sub>, BWS<sub>1</sub>, BWS<sub>2</sub>, and BWS<sub>3</sub> can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.



### **Write Cycle Descriptions**

The write cycle description table for CY7C1265KV18 follows. [13, 14]

BWS <sub>0</sub>	BWS <sub>1</sub>	BWS <sub>2</sub>	BWS <sub>3</sub>	K	K	Comments
L	L	L	L	L–H	ı	During the data portion of a write sequence, all four bytes ( $D_{[35:0]}$ ) are written into the device.
L	L	L	L	-	L–H	During the data portion of a write sequence, all four bytes ( $D_{[35:0]}$ ) are written into the device.
L	Н	Η	Н	L–H	ı	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
L	Н	Η	Н	-	L–H	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
Н	L	Η	Н	L–H	1	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	L	Τ	Н	-	L–H	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	Н	L	Н	L–H	ı	During the data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	L	Н	-	L–H	During the data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	Н	L	L–H	1	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	L	_	L–H	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	Н	L–H	_	No data is written into the device during this portion of a write operation.
Н	Н	Н	Н	-	L–H	No data is written into the device during this portion of a write operation.

Notes

13. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑represents rising edge.

14. Is based on a write cycle that was initiated in accordance with Truth Table on page 9. BWS<sub>0</sub>, BWS<sub>1</sub>, BWS<sub>2</sub>, and BWS<sub>3</sub> can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.



### IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan test access port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8 V I/O logic levels.

#### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW ( $V_{SS}$ ) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to  $V_{DD}$  through a pull up resistor. TDO must be left unconnected. Upon power-up, the device comes up in a reset state, which does not interfere with the operation of the device.

#### **Test Access Port**

#### Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see TAP Controller State Diagram on page 14. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

### Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 18). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

### Performing a TAP Reset

A Reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and can be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 15. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The section Boundary Scan Order on page 19 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 18.

### **TAP Instruction Set**

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 18. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.



#### **IDCODE**

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state.

#### SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a high Z state until the next command is supplied during the Update IR state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and  $\overline{\text{CK}}$  captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### **EXTEST**

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

#### EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #108. When this scan cell, called the "extest output bus tristate," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a high Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.


#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



# **TAP Controller State Diagram**

The state diagram for the TAP controller follows. [15]




#### Note

15. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.



### **TAP Controller Block Diagram**



### **TAP Electrical Characteristics**

Over the Operating Range

Parameter [16, 17, 18]	Description	Test Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = -2.0 mA	1.4	-	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = -100 μA	1.6	-	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 2.0 mA	_	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA	_	0.2	V
V <sub>IH</sub>	Input HIGH voltage		0.65 × V <sub>DD</sub>	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage		-0.3	0.35 × V <sub>DD</sub>	V
I <sub>X</sub>	Input and output load current	$GND \le V_I \le V_{DD}$	-5	5	μΑ

#### Notes

<sup>16.</sup> These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics on page 21. 17. Overshoot:  $V_{IH(AC)} \le V_{DDQ} + 0.35 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), Undershoot:  $V_{IL(AC)} \ge -0.3 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ). 18. All voltage referenced to ground.



# **TAP AC Switching Characteristics**

Over the Operating Range

Parameter [19, 20]	Description	Min	Max	Unit
t <sub>TCYC</sub>	TCK clock cycle time	50	_	ns
t <sub>TF</sub>	TCK clock frequency	_	20	MHz
t <sub>TH</sub>	TCK clock HIGH	20	_	ns
t <sub>TL</sub>	TCK clock LOW	20	_	ns
Setup Times			1	•
t <sub>TMSS</sub>	TMS set-up to TCK clock rise	5	_	ns
t <sub>TDIS</sub>	TDI set-up to TCK clock rise	5	_	ns
t <sub>CS</sub>	Capture set-up to TCK rise	5	_	ns
Hold Times		<u>.</u>		•
t <sub>TMSH</sub>	TMS hold after TCK clock rise	5	_	ns
t <sub>TDIH</sub>	TDI hold after clock rise	5	_	ns
t <sub>CH</sub>	Capture hold after clock rise	5	_	ns
Output Times			1	•
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	_	10	ns
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	_	ns


<sup>19.</sup>  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register. 20. Test conditions are specified using the load in TAP AC Test Conditions.  $t_R/t_F = 1$  ns.



# **TAP Timing and Test Conditions**

Figure 3 shows the TAP timing and test conditions. [21]

Figure 3. TAP Timing and Test Conditions



<sup>21.</sup> Test conditions are specified using the load in TAP AC Test Conditions.  $t_R/t_F$  = 1 ns.



# **Identification Register Definitions**

Instruction Field	Val	lue	Description		
instruction Field	CY7C1263KV18	CY7C1265KV18	- Description		
Revision number (31:29)	000	000	Version number.		
Cypress device ID (28:12)	11010010001010111	11010010001100111	Defines the type of SRAM.		
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.		
ID register presence (0)	1	1	Indicates the presence of an ID register.		

# **Scan Register Sizes**

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary scan	109

### **Instruction Codes**

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.



# **Boundary Scan Order**

Bit #	Bump ID
0	6R
1	6P
2	6N
3	7P
4	7N
5	7R
6	8R
7	8P
8	9R
9	11P
10	10P
11	10N
12	9P
13	10M
14	11N
15	9M
16	9N
17	11L
18	11M
19	9L
20	10L
21	11K
22	10K
23	9J
24	9K
25	10J
26	11J
27	11H

Bit #	Bump ID
28	10G
29	9G
30	11F
31	11G
32	9F
33	10F
34	11E
35	10E
36	10D
37	9E
38	10C
39	11D
40	9C
41	9D
42	11B
43	11C
44	9B
45	10B
46	11A
47	10A
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A
54	7B
55	6B

Bit#	Bump ID
56	6A
57	5B
58	5A
59	4A
60	5C
61	4B
62	3A
63	2A
64	1A
65	2B
66	3B
67	1C
68	1B
69	3D
70	3C
71	1D
72	2C
73	3E
74	2D
75	2E
76	1E
77	2F
78	3F
79	1G
80	1F
81	3G
82	2G
83	1H
·	

84 1J 85 2J 86 3K 87 3J 88 2K 89 1K 90 2L 91 3L 92 1M 93 1L 94 3N 95 3M 96 1N 97 2M 98 3P 99 2N 100 2P 101 1P 102 3R 103 4R 104 4P	Bit #	Bump ID
86     3K       87     3J       88     2K       89     1K       90     2L       91     3L       92     1M       93     1L       94     3N       95     3M       96     1N       97     2M       98     3P       99     2N       100     2P       101     1P       102     3R       103     4R	84	1J
87 3J 88 2K 89 1K 90 2L 91 3L 92 1M 93 1L 94 3N 95 3M 96 1N 97 2M 98 3P 99 2N 100 2P 101 1P 102 3R 103 4R	85	2J
88 2K 89 1K 90 2L 91 3L 92 1M 93 1L 94 3N 95 3M 96 1N 97 2M 98 3P 99 2N 100 2P 101 1P 102 3R 103 4R	86	3K
89 1K 90 2L 91 3L 92 1M 93 1L 94 3N 95 3M 96 1N 97 2M 98 3P 99 2N 100 2P 101 1P 102 3R 103 4R	87	3J
90 2L 91 3L 92 1M 93 1L 94 3N 95 3M 96 1N 97 2M 98 3P 99 2N 100 2P 101 1P 102 3R 103 4R	88	2K
91 3L 92 1M 93 1L 94 3N 95 3M 96 1N 97 2M 98 3P 99 2N 100 2P 101 1P 102 3R 103 4R	89	1K
92 1M 93 1L 94 3N 95 3M 96 1N 97 2M 98 3P 99 2N 100 2P 101 1P 102 3R 103 4R	90	2L
93 1L 94 3N 95 3M 96 1N 97 2M 98 3P 99 2N 100 2P 101 1P 102 3R 103 4R	91	3L
94 3N 95 3M 96 1N 97 2M 98 3P 99 2N 100 2P 101 1P 102 3R 103 4R	92	1M
95 3M 96 1N 97 2M 98 3P 99 2N 100 2P 101 1P 102 3R 103 4R	93	1L
96 1N 97 2M 98 3P 99 2N 100 2P 101 1P 102 3R 103 4R	94	3N
97 2M 98 3P 99 2N 100 2P 101 1P 102 3R 103 4R	95	3M
98 3P 99 2N 100 2P 101 1P 102 3R 103 4R	96	1N
99 2N 100 2P 101 1P 102 3R 103 4R	97	2M
100 2P 101 1P 102 3R 103 4R	98	3P
101 1P 102 3R 103 4R	99	2N
102 3R 103 4R	100	2P
103 4R	101	1P
	102	3R
104 4P	103	4R
	104	4P
105 5P	105	5P
106 5N	106	5N
107 5R	107	5R
108 Internal	108	Internal



### Power Up Sequence in QDR II+ SRAM

QDR II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.


### **Power Up Sequence**


- Apply power and drive DOFF either HIGH or LOW (all other inputs can be HIGH or LOW).

  - □ Apply  $V_{DD}$  before  $V_{DDQ}$ .
    □ Apply  $\underline{V_{DDQ}}$  before  $V_{REF}$  or at the same time as  $V_{REF}$ .
    □ Drive DOFF HIGH.
- Provide stable DOFF (HIGH), power and clock (K, K) for 20 µs to lock the PLL.

### **PLL Constraints**

- PLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as t<sub>KC Var</sub>.
- The PLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 20 µs of stable clock to relock to the desired clock frequency.







### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature
Ambient temperature with power applied
Supply voltage on $\mathrm{V}_{\mathrm{DD}}$ relative to GND–0.5 V to +2.9 V
Supply voltage on $\rm V_{DDQ}$ relative to GND –0.5 V to +V $_{DD}$
DC applied to outputs in high Z–0.5 V to $V_{DDQ}$ + 0.3 V
DC input voltage $^{[22]}$ 0.5 V to $V_{DD}$ + 0.3 V
Current into outputs (LOW)20 mA
Static discharge voltage
(MIL-STD-883, M. 3015)> 2,001 V
Latch-up current > 200 mA

### **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	<b>V</b> <sub>DD</sub> <sup>[23]</sup>	<b>V</b> <sub>DDQ</sub> [23]
Commercial	0 °C to +70 °C	1.8 ± 0.1 V	1.4 V to V <sub>DD</sub>
Industrial	–40 °C to +85 °C		

# **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	197	216	FIT/ Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single event latch-up	85 °C	0	0.1	FIT/ Dev

<sup>\*</sup> No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note ANS4908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

### **Electrical Characteristics**

Over the Operating Range

### **DC Electrical Characteristics**

Over the Operating Range

Parameter [24]	Description	Test Conditions	Min	Тур	Max	Unit
$V_{DD}$	Power supply voltage		1.7	1.8	1.9	V
$V_{DDQ}$	I/O supply voltage		1.4	1.5	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH voltage	Note 25	V <sub>DDQ</sub> /2 – 0.12	-	V <sub>DDQ</sub> /2 + 0.12	V
V <sub>OL</sub>	Output LOW voltage	Note 26	V <sub>DDQ</sub> /2 – 0.12	-	V <sub>DDQ</sub> /2 + 0.12	V
V <sub>OH(LOW)</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA, nominal impedance	V <sub>DDQ</sub> – 0.2	_	$V_{\mathrm{DDQ}}$	V
V <sub>OL(LOW)</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA, nominal impedance	V <sub>SS</sub>	_	0.2	V
V <sub>IH</sub>	Input HIGH voltage		V <sub>REF</sub> + 0.1	_	V <sub>DDQ</sub> + 0.15	V
V <sub>IL</sub>	Input LOW voltage		-0.15	_	V <sub>REF</sub> – 0.1	V
I <sub>X</sub>	Input leakage current	$GND \le V_I \le V_{DDQ}$	-2	-	2	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , output disabled	-2	_	2	μΑ
V <sub>REF</sub>	Input reference voltage [27]	Typical value = 0.75 V	0.68	0.75	0.95	V

**Notes**22. Overshoot:  $V_{IH(AC)} \le V_{DDQ} + 0.35 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), Undershoot:  $V_{IL(AC)} \ge -0.3 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ).
23. Power-up: Assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .
24. All voltage referenced to ground.
25. Output are impedance controlled.  $I_{OH} = -(V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350 \Omega$ .
26. Output are impedance controlled.  $I_{OL} = (V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350 \Omega$ .
27.  $V_{REF(min)} = 0.68 \text{ V}$  or 0.46  $V_{DDQ}$ , whichever is larger,  $V_{REF(max)} = 0.95 \text{ V}$  or 0.54  $V_{DDQ}$ , whichever is smaller.



### **Electrical Characteristics** (continued)

Over the Operating Range

### **DC Electrical Characteristics** (continued)

Over the Operating Range

Parameter [24]	Description	Test Condit	tions		Min	Тур	Max	Unit
I <sub>DD</sub> <sup>[28]</sup>	V <sub>DD</sub> operating supply	$V_{DD} = Max, I_{OUT} = 0 mA,$	550 MHz	(× 18)	_	_	850	mA
	$f = f_{MAX} = 1/t_{CYC}$		(× 36)	_	_	1210		
			500 MHz	(× 18)	_	_	790	mA
			450 MHz	(× 36)	_	_	1020	mA
			400 MHz	(× 18)	_	_	660	mA
				(× 36)	_	_	920	
I <sub>SB1</sub>	Automatic power-down	Max V <sub>DD</sub> ,	550 MHz	(× 18)	_	_	360	mA
	current	both ports deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$	(:	(× 36)	_	_	360	
		$f = f_{MAX} = 1/t_{CYC}$	500 MHz	(× 18)	_	_	340	mA
	inputs static	450 MHz	(× 36)	_	_	330	mA	
			400 MHz	(× 18)	-	ı	310	mA
				(× 36)	_	_	310	

#### Note

28. The operation current is calculated with 50% read cycle and 50% write cycle.



### **AC Electrical Characteristics**

Over the Operating Range

Parameter [29]	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	Input HIGH voltage		V <sub>REF</sub> + 0.2	_	V <sub>DDQ</sub> + 0.24	V
$V_{IL}$	Input LOW voltage		-0.24	_	V <sub>REF</sub> – 0.2	V

### Capacitance


Parameter [30]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}$ , $f = 1 \text{MHz}$ , $V_{DD} = 1.8 \text{V}$ , $V_{DDQ} = 1.5 \text{V}$	4	pF
C <sub>O</sub>	Output capacitance		4	pF

### **Thermal Resistance**

Parameter [30]	Description	Test Conditions	165-ball FBGA Package	Unit
Θ <sub>JA</sub> (0 m/s)		Socketed on a 170 × 220 × 2.35 mm, eight-layer printed circuit	16.72	°C/W
Θ <sub>JA</sub> (1 m/s)	(junction to ambient)	board	15.67	°C/W
Θ <sub>JA</sub> (3 m/s)			14.92	°C/W
$\Theta_{JB}$	Thermal resistance (junction to board)		13.67	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		4.54	°C/W

### **AC Test Loads and Waveforms**

Figure 5. AC Test Loads and Waveforms



Note
29. Overshoot: V<sub>IH(AC)</sub> ≤ V<sub>DDQ</sub> + 0.35 V (Pulse width less than t<sub>CYC</sub>/2), Undershoot: V<sub>IL(AC)</sub> ≥ −0.3 V (Pulse width less than t<sub>CYC</sub>/2).
30. Tested initially and after any design or process change that may affect these parameters.
31. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 Ω, V<sub>DDQ</sub> = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of Figure 5.



### **Switching Characteristics**

Over the Operating Range

Parameters [32, 33]				MHz	500 MHz		450 MHz		400 MHz		
Cypress Parameter	Consortium Parameter	Description	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>POWER</sub>		V <sub>DD</sub> (typical) to the first access [34]	1	-	1	-	1	-	1	_	ms
t <sub>CYC</sub>	t <sub>KHKH</sub>	K clock cycle time	1.81	8.4	2.0	8.4	2.2	8.4	2.5	8.4	ns
t <sub>KH</sub>	t <sub>KHKL</sub>	Input clock (K/K) HIGH	0.4	_	0.4	ı	0.4	_	0.4	_	ns
t <sub>KL</sub>	t <sub>KLKH</sub>	Input clock (K/K) LOW	0.4	_	0.4	-	0.4	_	0.4	_	ns
t <sub>KHK</sub> H	t <sub>KH</sub> KH	K clock rise to $\overline{K}$ clock rise (rising edge to rising edge)	0.77	_	0.85	_	0.94	_	1.06	_	ns
Setup Time	s										
t <sub>SA</sub>	t <sub>AVKH</sub>	Address set-up to K clock rise	0.23	_	0.25	ı	0.275	_	0.4	_	ns
$t_{SC}$	$t_{IVKH}$	Control set-up to K clock rise (RPS, WPS)	0.23	-	0.25	1	0.275	_	0.4	_	ns
t <sub>SCDDR</sub>	t <sub>IVKH</sub>	Double data <u>rate control</u> set-up to clock $(K/\overline{K})$ rise $(BWS_0, BWS_1, BWS_2, BWS_3)$	0.18	-	0.20	Ī	0.22	Ī	0.28	ı	ns
t <sub>SD</sub>	t <sub>DVKH</sub>	$D_{[X:0]}$ set-up to clock (K/ $\overline{K}$ ) rise	0.18	_	0.20	_	0.22	_	0.28	_	ns
<b>Hold Times</b>		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1									
t <sub>HA</sub>	t <sub>KHAX</sub>	Address hold after K clock rise	0.23	_	0.25	_	0.275	_	0.4	-	ns
t <sub>HC</sub>	t <sub>KHIX</sub>	Control hold after K clock rise (RPS, WPS)	0.23	_	0.25	-	0.275	_	0.4	_	ns
t <sub>HCDDR</sub>	t <sub>KHIX</sub>	Double data rate control hold after clock (K/K) rise (BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub> )	0.18	-	0.20	_	0.22	-	0.28	1	ns
t <sub>HD</sub>	t <sub>KHDX</sub>	$D_{[X:0]}$ hold after clock (K/ $\overline{K}$ ) rise	0.18	_	0.20	ı	0.22	_	0.28	_	ns
<b>Output Tim</b>	es										
$t_{CO}$	$t_{CHQV}$	K/K clock rise to data valid	_	0.45	-	0.45	_	0.45	_	0.45	ns
t <sub>DOH</sub>	t <sub>CHQX</sub>	Data output hold after output K/K clock rise active to active)		-	-0.45	_	-0.45	-	-0.45	ı	ns
t <sub>CCQO</sub>	t <sub>CHCQV</sub>	K/K clock rise to echo clock valid	_	0.45	_	0.45	_	0.45	_	0.45	ns
t <sub>CQOH</sub>	t <sub>CHCQX</sub>	Echo clock hold after K/K clock rise	-0.45	-	-0.45	ı	-0.45	-	-0.45	_	ns
$t_{CQD}$	t <sub>CQHQV</sub>	Echo clock high to data valid	_	0.15	_	0.15	_	0.15	-	0.20	ns
t <sub>CQDOH</sub>	t <sub>CQHQX</sub>	Echo clock high to data invalid	-0.15	_	-0.15	-	-0.15	_	-0.20	_	ns
t <sub>CQH</sub>	t <sub>CQHCQL</sub>	Output clock (CQ/CQ) HIGH [35]	0.655	_	0.75	-	0.85	_	1.0	_	ns
t <sub>СQH</sub> CQH	t <sub>СQH</sub> CQH	CQ clock rise to $\overline{\text{CQ}}$ clock rise (rising edge to rising edge) [35]	0.655	ı	0.75	ı	0.85	ı	1.0	-	ns
t <sub>CHZ</sub>	t <sub>CHQZ</sub>	Clock (K/ $\overline{K}$ ) rise to high Z (active to high Z) [36, 37]	_	0.45	-	0.45	_	0.45	-	0.45	ns
t <sub>CLZ</sub>	t <sub>CHQX1</sub>	Clock (K/ $\overline{K}$ ) rise to low Z [36, 37]	-0.45	ı	-0.45	I	-0.45	-	-0.45	-	ns
$t_{QVLD}$	t <sub>CQHQVLD</sub>	Echo clock high to QVLD valid <sup>[38]</sup>	-0.15	0.15	-0.15	0.15	-0.15	0.15	-0.20	0.20	ns
PLL Timing	<u> </u>										
t <sub>KC Var</sub>	t <sub>KC Var</sub>	Clock phase jitter	_	0.15	_	0.15	-	0.15	-	0.20	ns
t <sub>KC lock</sub>	t <sub>KC lock</sub>	PLL lock time (K)	20	_	20	-	20	-	20	-	μS
t <sub>KC Reset</sub>	t <sub>KC Reset</sub>	K static to PLL reset [39]	30	-	30	-	30	-	30	_	ns

- 32. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 Ω, V<sub>DDQ</sub> = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of Figure 5 on page 23.
  33. When a part with a maximum frequency above 400 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being operated and outputs data with the output timings of that frequency range.
  34. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power must be supplied above V<sub>DD(minimum)</sub> initially before a read or write operation can be initiated.
  35. These parameters are extrapolated from the input timing parameters (t<sub>CYC</sub>/2 250 ps, where 250 ps is the internal jitter). These parameters are only guaranteed by design and are not tested in production.


- design and are not tested in production.
- 36. t<sub>CHZ</sub>, t<sub>CLZ</sub>, are specified with a load capacitance of 5 pF as in (b) of Figure 5 on page 23. Transition is measured ± 100 mV from steady-state voltage. 37. At any voltage and temperature t<sub>CHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> less than t<sub>CO</sub>. 38. t<sub>QVLD</sub> spec is applicable for both rising and falling edges of QVLD signal. 39. Hold to >V<sub>IH</sub> or <V<sub>IL</sub>.



### **Switching Waveforms**

### Read/Write/Deselect Sequence

Figure 6. Waveform for 2.5 Cycle Read Latency [40, 41, 42]



<sup>40.</sup> Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

<sup>41.</sup> Outputs are disabled (high Z) one clock cycle after a NOP.
42. In this example, if address A2 = A1, then data Q20 = D10, Q21 = D11, Q22 = D12, and Q23 = D13. Write data is forwarded immediately as read results. This note applies to the whole diagram.




### **Ordering Information**

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="http://www.cypress.com/products">www.cypress.com/products</a> and refer to the product summary page at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a>

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
400	CY7C1263KV18-400BZI	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Industrial
	CY7C1263KV18-400BZXI		165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	
450	CY7C1265KV18-450BZXC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	Commercial
550	CY7C1263KV18-550BZXC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	Commercial
	CY7C1265KV18-550BZC		165-ball FBGA (13 × 15 × 1.4 mm)	1


### **Ordering Code Definitions**






### **Package Diagram**

Figure 7. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180



NOTES:
SOLDER PAD TYPE: NON-SOLDER MASK DEFINED (NSMD)
JEDEC REFERENCE: MO-216 / ISSUE E
PACKAGE CODE: BBOAC/BWOAC
PACKAGE WEIGHT: SEE CYPRESS PACKAGE MATERIAL DECLARATION
DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.



51-85180 \*G



# **Acronyms**

Acronym	Description
DDR	Double Data Rate
EIA	Electronic Industries Alliance
FBGA	Fine-Pitch Ball Grid Array
HSTL	High-Speed Transceiver Logic
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
JTAG	Joint Test Action Group
LMBU	Logical Multiple Bit Upset
LSB	Least Significant Bit
LSBU	Logical Single Bit Upset
MSB	Most Significant Bit
PLL	Phase Locked Loop
QDR	Quad Data Rate
SEL	Single Event Latch-up
SRAM	Static Random Access Memory
TAP	Test Access Port
TCK	Test Clock
TDI	Test Data-In
TDO	Test Data-Out
TMS	Test Mode Select

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
ps	picosecond
V	volt
W	watt



# **Document History Page**

Rev.	ECN	Orig. of Change	Submission Date	Description of Change
**	2816620	VKN / AESA	11/27/2009	New data sheet.
*A	2886418	NJY	03/02/2010	Updated Switching Characteristics: Changed minimum value of t <sub>HCDDR</sub> parameter corresponding to 450 MHz fro 0.28 ns to 0.22 ns. Changed minimum value of t <sub>HD</sub> parameter corresponding to 450 MHz from 0.28 ns to 0.22 ns. Updated Package Diagram. Updated links in Sales, Solutions, and Legal Information.
*B	3068457	NJY	10/21/2010	Changed status from Preliminary to Final. Added Ordering Code Definitions. Minor edits. Updated to new template.
*C	3181270	SHTC	02/24/2011	Updated Ordering Information (Added parts CY7C1263KV18-400BZC, CY7C1263KV18-500BZXC, CY7C1263KV18-550BZXC, CY7C1265KV18-400BZXC, CY7C1265KV18-450BZXC, and CY7C1265KV18-550BZXC).
*D	3440295	PRIT	12/08/2011	Updated Package Diagram. Added Acronyms and Units of Measure.
*E	3607252	AVIA / PRIT	05/03/2012	Updated Features (Removed CY7C1261KV18, CY7C1276KV18 related information).  Updated Configurations (Removed CY7C1261KV18, CY7C1276KV18 related information).  Updated Functional Description (Removed CY7C1261KV18, CY7C1276KV related information).  Updated Selection Guide (Removed CY7C1261KV18, CY7C1276KV18 related information, updated value of Maximum operating current for × 18 a "Not Offered" for 450 MHz frequency, updated value of Maximum operating current for × 36 as "Not Offered" for 500 MHz frequency).  Removed Logic Block Diagram — CY7C1261KV18.  Removed Logic Block Diagram — CY7C1261KV18, CY7C1276KV18 related information).  Updated Pin Configurations (Removed CY7C1261KV18, CY7C1276KV18 related information).  Updated Pin Definitions (Removed CY7C1261KV18, CY7C1276KV18 related information).  Updated Functional Overview (Removed CY7C1261KV18, CY7C1276KV18 related information).  Updated Truth Table (Removed CY7C1261KV18, CY7C1276KV18 related information).  Updated Write Cycle Descriptions (Removed CY7C1261KV18 related information).  Removed Write Cycle Descriptions (Corresponding to CY7C1276KV18).  Updated Identification Register Definitions (Removed CY7C1261KV18, CY7C1276KV18).  Updated Electrical Characteristics (Updated DC Electrical Characteristics (Removed CY7C1261KV18, CY7C1276KV18, CY7C127
*F	3793643	PRIT	10/25/2012	Updated Package Diagram (spec 51-85180 (Changed revision from *E to *



# **Document History Page** (continued)

Rev.	ECN	Orig. of Change	Submission Date	Description of Change
*G	4373964	PRIT	05/08/2014	Updated Application Example: Updated Figure 2. Updated Thermal Resistance: Updated values of $\Theta_{JA}$ parameter. Included $\Theta_{JB}$ parameter and its details. Updated to new template.
*H	4567876	PRIT	11/12/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end Updated Ordering Information: Updated part numbers.
*	4949496	PRIT	10/07/2015	Updated Ordering Information: Updated part numbers. Updated Package Diagram: spec 51-85180 – Changed revision from *F to *G.
*J	5061971	PRIT	12/23/2015	Updated to new template. Completing Sunset Review.
*K	5523314	PRIT	11/16/2016	Updated Ordering Information: Updated part numbers. Updated to new template. Completing Sunset Review.
*L	6013855	AESATP12	01/04/2018	Updated logo and copyright.



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2009-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, they or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or system devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-57833 Rev. \*L Revised January 4, 2018 Page 31 of 31