RENESAS

128K X 36, 256K X 18
3.3V Synchronous SRAMs
3.3V I/O, Flow-Through Outputs
## Burst Counter, Single Cycle Deselect

71V3577S
71V3579S

Features

- 128K x 36, 256K x 18 memory configurations
- Supports fast access times:

  Commercial:
  - 6.5ns up to 133MHz clock frequency (TQFP package only)

  Commercial and Industrial:
  - 7.5ns up to 117MHz clock frequency
  - 8.0ns up to 100MHz clock frequency
  - 8.5ns up to 87MHz clock frequency
- $\overline{\text{LBO}}$ input selects interleaved or linear burst mode

- Self-timed write cycle with global write control ($\overline{\text{GW}}$), byte write enable ($\overline{\text{BWE}}$), and byte writes ($\overline{\text{BW}}$x)
- 3.3V core power supply
- Power down controlled by ZZ input
- 3.3V I/O
- Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array
- Industrial temperature range (–40°C to +85°C) is available for selected speeds

Functional Block Diagram

6450 drw 01

Description

The IDT71V3577/79 are high-speed SRAMs organized as 128K x 36/256K x 18. The IDT71V3577/79 SRAMs contain write, data, address and control registers. There are no registers in the data output path (flow-through architecture). Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V3577/79 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will flow-through from the array after a clock-to-data access time delay from the rising clock edge of the same cycle. If burst mode operation is selected ($\overline{ADV}$=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the $\overline{LBO}$ input pin.

The IDT71V3577/79 SRAMs utilize a high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

Pin Description Summary

A_0-A_{17}	Address Inputs	Input	Synchronous
$\overline{CE}$	Chip Enable	Input	Synchronous
CS_0, $\overline{CS}_1$	Chip Selects	Input	Synchronous
$\overline{OE}$	Output Enable	Input	Asynchronous
$\overline{GW}$	Global Write Enable	Input	Synchronous
$\overline{BWE}$	Byte Write Enable	Input	Synchronous
$\overline{BW}_1$, $\overline{BW}_2$, $\overline{BW}_3$, $\overline{BW}_4$[1]	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
$\overline{ADV}$	Burst Address Advance	Input	Synchronous
$\overline{ADSC}$	Address Status (Cache Controller)	Input	Synchronous
$\overline{ADSP}$	Address Status (Processor)	Input	Synchronous
$\overline{LBO}$	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O$_0$-I/O$_{31}$, I/O$_{P1}$-I/O$_{P4}$	Data Input / Output	I/O	Synchronous
V_{DD}, V_{DDQ}	Core Power, I/O Power	Supply	N/A
V_{SS}	Ground	Supply	N/A

6450tbl 01

NOTE:
1. $\overline{BW}_3$ and $\overline{BW}_4$ are not applicable for the IDT71V3579.

RENESAS

Pin Definitions[(1)]

Symbol	Pin Function	I/O	Active	Description
A$_0$-A$_{17}$	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combi-nation of the rising edge of CLK and $\overline{ADSC}$ Low or $\overline{ADSP}$ Low and $\overline{CE}$ Low.
$\overline{ADSC}$	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. $\overline{ADSC}$ is an active LOW input that is used to load the address registers with new addresses.
$\overline{ADSP}$	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. $\overline{ADSP}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{ADSP}$ is gated by $\overline{CE}$.
$\overline{ADV}$	Burst Address Advance	I	LOW	Synchronous Address Advance. $\overline{ADV}$ is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
$\overline{BWE}$	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs $\overline{BW}_1$-$\overline{BW}_4$. If $\overline{BWE}$ is LOW at the rising edge of CLK then $\overline{BW}$x inputs are passed to the next stage in the circuit. If $\overline{BWE}$ is HIGH then the byte write inputs are blocked and only $\overline{GW}$ can initiate a write cycle.
$\overline{BW}_1$-$\overline{BW}_4$	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. $\overline{BW}_1$ controls I/O$_{0-7}$, I/O$_{P1}$, $\overline{BW}_2$ controls I/O$_{8-15}$, I/O$_{P2}$, etc. Any active byte write causes all outputs to be disabled.
$\overline{CE}$	Chip Enable	I	LOW	Synchronous chip enable. $\overline{CE}$ is used with CS$_0$ and $\overline{CS}_1$ to enable the IDT71V3577/79. $\overline{CE}$ also gates $\overline{ADSP}$.
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS$_0$	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CS$_0$ is used with $\overline{CE}$ and $\overline{CS}_1$ to enable the chip.
$\overline{CS}_1$	Chip Select 1	I	LOW	Synchronous active LOW chip select. $\overline{CS}_1$ is used with $\overline{CE}$ and CS$_0$ to enable the chip.
$\overline{GW}$	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. $\overline{GW}$ supersedes individual byte write enables.
I/O$_0$-I/O$_{31}$ I/O$_{P1}$-I/O$_{P4}$	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
$\overline{LBO}$	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When $\overline{LBO}$ is HIGH, the inter-leaved burst sequence is selected. When $\overline{LBO}$ is LOW the Linear burst sequence is selected. $\overline{LBO}$ is a static input and must not change state while the device is operating.
$\overline{OE}$	Output Enable	I	LOW	Asynchronous output enable. When $\overline{OE}$ is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When $\overline{OE}$ is HIGH the I/O pins are in a high-impedance state.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V3577/79 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pull down.
V$_{DD}$	Power Supply	N/A	N/A	3.3V core power supply.
V$_{DDQ}$	Power Supply	N/A	N/A	3.3V I/O Supply.
V$_{SS}$	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.

6450 tbl 02

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Absolute Maximum Ratings[1]

Symbol	Rating	Commercial & Industrial Values	Unit
V_{TERM}[2]	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V_{TERM}[3,6]	Terminal Voltage with Respect to GND	-0.5 to V_{DD}	V
V_{TERM}[4,6]	Terminal Voltage with Respect to GND	-0.5 to V_{DD} +0.5	V
V_{TERM}[5,6]	Terminal Voltage with Respect to GND	-0.5 to V_{DDQ} +0.5	V
T_A[7]	Commercial Operating Temperature	-0 to +70	°C
	Industrial Operating Temperature	-40 to +85	°C
T_{BIAS}	Temperature Under Bias	-55 to +125	°C
T_{STG}	Storage Temperature	-55 to +125	°C
P_T	Power Dissipation	2.0	W
I_{OUT}	DC Output Current	50	mA

6450 tbl 03

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{DD} terminals only.
3. V_{DDQ} terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V_{DDQ} during power supply ramp up.
7. T_A is the "instant on" case temperature.

Recommended Operating Temperature Supply Voltage

Grade	Temperature[1]	V_{SS}	V_{DD}	V_{DDQ}
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

6450 tbl 04

NOTES:
1. T_A is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{DD}	Core Supply Voltage	3.135	3.3	3.465	V
V_{DDQ}	I/O Supply Voltage	3.135	3.3	3.465	V
V_{SS}	Supply Voltage	0	0	0	V
V_{IH}	Input High Voltage - Inputs	2.0	—	V_{DD} +0.3	V
V_{IH}	Input High Voltage - I/O	2.0	—	V_{DDQ} +0.3[1]	V
V_{IL}	Input Low Voltage	-0.3[2]	—	0.8	V

6450 tbl 06

NOTES:
1. V_{IH} (max) = V_{DDQ} + 1.0V for pulse width less than $t_{CYC/2}$, once per cycle.
2. V_{IL} (min) = -1.0V for pulse width less than $t_{CYC/2}$, once per cycle.

100 Pin TQFP Capacitance
(T_A = +25° C, f = 1.0mhz)

Symbol	Parameter[1]	Conditions	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	5	pF
$C_{I/O}$	I/O Capacitance	V_{OUT} = 3dV	7	pF

6450 tbl 07

119 BGA Capacitance
(T_A = +25° C, f = 1.0mhz)

Symbol	Parameter[1]	Conditions	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	7	pF
$C_{I/O}$	I/O Capacitance	V_{OUT} = 3dV	7	pF

6450 tbl 07a

165 fBGA Capacitance
(T_A = +25° C, f = 1.0mhz)

Symbol	Parameter[1]	Conditions	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	7	pF
$C_{I/O}$	I/O Capacitance	V_{OUT} = 3dV	7	pF

6450 tbl 07b

NOTE:
1. This parameter is guaranteed by device characterization, but not production tested.

RENESAS

Pin Configuration – 128K x 36, PKG100[3]

Top edge pins (100–81): A6, A7, CE, CS0, BW4, BW3, BW2, BW1, CS1, VDD, VSS, CLK, GW, BWE, OE, ADSC, ADSP, ADV, A8, A9

Left side pins (1–30):

Pin	Signal
1	I/OP3
2	I/O16
3	I/O17
4	VDDQ
5	VSS
6	I/O18
7	I/O19
8	I/O20
9	I/O21
10	VSS
11	VDDQ
12	I/O22
13	I/O23
14	VSS(1)
15	VDD
16	NC
17	VSS
18	I/O24
19	I/O25
20	VDDQ
21	VSS
22	I/O26
23	I/O27
24	I/O28
25	I/O29
26	VSS
27	VDDQ
28	I/O30
29	I/O31
30	I/OP4

Center label:

71V3577
PKG100

Right side pins (80–51):

Pin	Signal
80	I/OP2
79	I/O15
78	I/O14
77	VDDQ
76	VSS
75	I/O13
74	I/O12
73	I/O11
72	I/O10
71	VSS
70	VDDQ
69	I/O9
68	I/O8
67	VSS
66	NC
65	VDD
64	ZZ (2)
63	I/O7
62	I/O6
61	VDDQ
60	VSS
59	I/O5
58	I/O4
57	I/O3
56	I/O2
55	VSS
54	VDDQ
53	I/O1
52	I/O0
51	I/OP1

Bottom edge pins (31–50): LBO, A5, A4, A3, A2, A1, A0, NC, NC, VSS, VDD, NC, NC, A10, A11, A12, A13, A14, A15, A16

6450 drw 02a

100 TQFP
Top View

NOTES:
1. Pin 14 does not have to be directly connected to VSS as long as the input voltage is ≤ VIL.
2. Pin 64 can be left unconnected and the device will always remain in active mode.
3. This text does not indicate orientation of actual part-marking.

Pin Configuration – 256K x 18, PKG100[3]

Top pins (left to right, 100–81): A6, A7, $\overline{CE}$, CS0, NC, NC, $\overline{BW_2}$, $\overline{BW_1}$, CS1, VDD, VSS, CLK, $\overline{GW}$, $\overline{BWE}$, $\overline{OE}$, ADSC, $\overline{ADSP}$, $\overline{ADV}$, A8, A9

Left pins (1–30):
Pin	Signal
1	NC
2	NC
3	NC
4	VDDQ
5	VSS
6	NC
7	NC
8	I/O8
9	I/O9
10	VSS
11	VDDQ
12	I/O10
13	I/O11
14	VSS[1]
15	VDD
16	NC
17	VSS
18	I/O12
19	I/O13
20	VDDQ
21	VSS
22	I/O14
23	I/O15
24	I/OP2
25	NC
26	VSS
27	VDDQ
28	NC
29	NC
30	NC

Center: 71V3579 PKG100

Right pins (80–51):
Pin	Signal
80	A10
79	NC
78	NC
77	VDDQ
76	VSS
75	NC
74	I/OP1
73	I/O7
72	I/O6
71	VSS
70	VDDQ
69	I/O5
68	I/O4
67	VSS
66	NC
65	VDD
64	ZZ[2]
63	I/O3
62	I/O2
61	VDDQ
60	VSS
59	I/O1
58	I/O0
57	NC
56	NC
55	VSS
54	VDDQ
53	NC
52	NC
51	NC

Bottom pins (left to right, 31–50): $\overline{LBO}$, A5, A4, A3, A2, A1, A0, NC, NC, VSS, VDD, NC, NC, A11, A12, A13, A14, A15, A16, A17

6450 drw 02b

**100 TQFP
Top View**

NOTES:
1. Pin 14 does not have to be directly connected to VSS as long as the input voltage is ≤ VIL.
2. Pin 64 can be left unconnected and the device will always remain in active mode.
3. This text does not indicate orientation of actual part-marking.

Apr.26.21   RENESAS

Pin Configuration − 128K x 36, BG119, BGG119[4]

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS0	A3	ADSC	A9	CS1	NC
C	NC	A7	A2	VDD	A12	A15	NC
D	I/O16	I/OP3	VSS	NC	VSS	I/OP2	I/O15
E	I/O17	I/O18	VSS	CE	VSS	I/O13	I/O14
F	VDDQ	I/O19	VSS	OE	VSS	I/O12	VDDQ
G	I/O20	I/O21	BW3	ADV	BW2	I/O11	I/O10
H	I/O22	I/O23	VSS	GW	VSS	I/O9	I/O8
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	I/O24	I/O26	VSS	CLK	VSS	I/O6	I/O7
L	I/O25	I/O27	BW4	NC	BW1	I/O4	I/O5
M	VDDQ	I/O28	VSS	BWE	VSS	I/O3	VDDQ
N	I/O29	I/O30	VSS	A1	VSS	I/O2	I/O1
P	I/O31	I/OP4	VSS	A0	VSS	I/OP1	I/O0
R	NC	A5	LBO	VDD	VSS	A13	NC
T	NC	NC	A10	A11	A14	NC	ZZ(3)
U	VDDQ	NC(2)	NC(2)	NC(2)	NC(2)	NC(2)	VDDQ

6450 drw 02c

Top View

Pin Configuration − 256K x 18, BG119, BGG119[4]

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS0	A3	ADSC	A9	CS1	NC
C	NC	A7	A2	VDD	A13	A17	NC
D	I/O8	NC	VSS	NC	VSS	I/OP1	NC
E	NC	I/O9	VSS	CE	VSS	NC	I/O7
F	VDDQ	NC	VSS	OE	VSS	I/O6	VDDQ
G	NC	I/O10	BW2	ADV	VSS	NC	I/O5
H	I/O11	NC	VSS	GW	VSS	I/O4	NC
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	NC	I/O12	VSS	CLK	VSS	NC	I/O3
L	I/O13	NC	VSS	NC	BW1	I/O2	NC
M	VDDQ	I/O14	VSS	BWE	VSS	NC	VDDQ
N	I/O15	NC	VSS	A1	VSS	I/O1	NC
P	NC	I/OP2	VSS	A0	VSS	NC	I/O0
R	NC	A5	LBO	VDD	VSS	A12	NC
T	NC	A10	A15	NC	A14	A11	ZZ(3)
U	VDDQ	NC(2)	NC(2)	NC(2)	NC(2)	NC(2)	VDDQ

6450 drw 02d

Top View

NOTES:
1. R5 does not have to be directly connected to Vss as long as the input voltage is ≤ VIL.
2. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version. Note: If NC, these pins can either be tied to Vss, VDD or left floating.
3. T7 can be left unconnected and the device will always remain in active mode.
4. This does not indicate orientation of actual part-marking.

Apr.26.21   RENESAS

Pin Configuration – 128K x 36, BQ165, BQG165[5]

	1	2	3	4	5	6	7	8	9	10	11
A	NC	A_7	$\overline{CE}_1$	$\overline{BW}_3$	$\overline{BW}_2$	$\overline{CS}_1$	$\overline{BWE}$	$\overline{ADSC}$	$\overline{ADV}$	A_8	NC
B	NC	A_6	CS_0	$\overline{BW}_4$	$\overline{BW}_1$	CLK	$\overline{GW}$	$\overline{OE}$	$\overline{ADSP}$	A_9	NC
C	I/OP3	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	I/OP2
D	I/O_{17}	I/O_{16}	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O_{15}	I/O_{14}
E	I/O_{19}	I/O_{18}	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O_{13}	I/O_{12}
F	I/O_{21}	I/O_{20}	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O_{11}	I/O_{10}
G	I/O_{23}	I/O_{22}	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O_9	I/O_8
H	VSS[1]	NC	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	$\overline{ZZ}$[3]
J	I/O_{25}	I/O_{24}	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O_7	I/O_6
K	I/O_{27}	I/O_{26}	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O_5	I/O_4
L	I/O_{29}	I/O_{28}	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O_3	I/O_2
M	I/O_{31}	I/O_{30}	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O_1	I/O_0
N	I/OP4	NC	VDDQ	VSS	NC[2]	NC	NC	VSS	VDDQ	NC	I/OP1
P	NC	NC	A_5	A_2	NC[2]	A_1	NC[2]	A_{10}	A_{13}	A_{14}	NC
R	$\overline{LBO}$	NC	A_4	A_3	NC[2]	A_0	NC[2]	A_{11}	A_{12}	A_{15}	A_{16}

6450 tbl 17

Pin Configuration – 256K x 18, BQ165, BQG165[5]

	1	2	3	4	5	6	7	8	9	10	11
A	NC	A_7	$\overline{CE}_1$	$\overline{BW}_2$	NC	$\overline{CS}_1$	$\overline{BWE}$	$\overline{ADSC}$	$\overline{ADV}$	A_8	A_{10}
B	NC	A_6	CS_0	NC	$\overline{BW}_1$	CLK	$\overline{GW}$	$\overline{OE}$	$\overline{ADSP}$	A_9	NC
C	NC	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	I/OP1
D	NC	I/O_8	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O_7
E	NC	I/O_9	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O_6
F	NC	I/O_{10}	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O_5
G	NC	I/O_{11}	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O_4
H	VSS[1]	NC	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	$\overline{ZZ}$[3]
J	I/O_{12}	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O_3	NC
K	I/O_{13}	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O_2	NC
L	I/O_{14}	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O_1	NC
M	I/O_{15}	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O_0	NC
N	I/OP2	NC	VDDQ	VSS	NC[2]	NC	NC	VSS	VDDQ	NC	NC
P	NC	NC	A_5	A_2	NC[2]	A_1	NC[2]	A_{11}	A_{14}	A_{15}	NC
R	$\overline{LBO}$	NC	A_4	A_3	NC[2]	A_0	NC[2]	A_{12}	A_{13}	A_{16}	A_{17}

6450 tbl 17a

NOTES:

1. H1 does not have to be directly VSS as long as input voltage is $\leq$ V_{IL}
2. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version. Note: If NC, these pins can either be tied to VSS, VDD or left floating.
3. H11 can be left unconnected and the device will always remain in active mode.
4. $\overline{TRST}$ is offered as an optional JTAG Reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.
5. This text does not indicate orientation of actual part-marking.

Apr.26.21   RENESAS

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{DD} = 3.3V ± 5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$|I_{LI}|$	Input Leakage Current	V_{DD} = Max., V_{IN} = 0V to V_{DD}	—	5	µA
$|I_{LI}|$	ZZ , $\overline{LBO}$ and JTAG Input Leakage Current[1]	V_{DD} = Max., V_{IN} = 0V to V_{DD}	—	30	µA
$|I_{LO}|$	Output Leakage Current	V_{OUT} = 0V to V_{DDQ}, Device Deselected	—	5	µA
V_{OL}	Output Low Voltage	I_{OL} = +8mA, V_{DD} = Min.	—	0.4	V
V_{OH}	Output High Voltage	I_{OH} = -8mA, V_{DD} = Min.	2.4	—	V

6450 tbl 08

NOTE:
1. The $\overline{LBO}$, TMS, TDI, TCK and $\overline{TRST}$ pins will be internally pulled to V_{DD} and the ZZ in will be internally pulled to V_{SS} if they are not actively driven in the application.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range [1]

| Symbol	Parameter	Test Conditions	6.5ns	7.5ns		8ns		8.5ns		Unit
			Com'l Only	Com'l	Ind	Com'l	Ind	Com'l	Ind	
I_{DD}	Operating Power Supply Current	Device Selected, Outputs Open, V_{DD} = Max., V_{DDQ} = Max., $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, f = f$_{MAX}$[2]	300	255	265	200	210	180	190	mA
I_{SB1}	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, V_{DD} = Max., V_{DDQ} = Max., $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, f = 0[2,3]	30	30	35	30	35	30	35	mA
I_{SB2}	Clock Running Power Supply Current	Device Deselected, Outputs Open, V_{DD} = Max., V_{DDQ} = Max., $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, f = f$_{MAX}$[2,3]	110	90	100	85	95	80	90	mA
I_{ZZ}	Full Sleep Mode Supply Current	ZZ $\geq V_{HD}$, V_{DD} = Max.	30	30	35	30	35	30	35	mA

6450 tbl 09a

NOTES:
1. All values are maximum guaranteed values.
2. At f = f$_{MAX}$, inputs are cycling at the maximum frequency of read cycles of 1/t$_{CYC}$ while $\overline{ADSC}$ = LOW; f=0 means no input lines are changing.
3. For I/Os V_{HD} = V_{DDQ} - 0.2V, V_{LD} = 0.2V. For other inputs V_{HD} = V_{DD} - 0.2V, V_{LD} = 0.2V.

AC Test Conditions
(V_{DDQ} = 3.3V)

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1

6450 tbl 10

AC Test Load

6450 drw 03

Figure 1. AC Test Load

6450 drw 05

Figure 2. Lumped Capacitive Load, Typical Derating

Apr.26.21   RENESAS

Synchronous Truth Table [1,3]

Operation	Address Used	$\overline{CE}$	CS0	$\overline{CS}_1$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_x$	$\overline{OE}$[2]	CLK	I/O
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	↑	HI-Z
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	↑	Dout
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	↑	HI-Z
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	↑	Dout
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	↑	Dout
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	↑	HI-Z
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	↑	Din
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	↑	Din
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	↑	Dout
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	↑	HI-Z
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	↑	Dout
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	↑	HI-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	↑	Dout
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	↑	HI-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	L	↑	Dout
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	H	↑	HI-Z
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	↑	Din
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	↑	Din
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	↑	Din
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	↑	Din
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	↑	Dout
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	L	↑	Dout
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	L	↑	Dout
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	H	L	↑	Dout
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	H	H	↑	HI-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	L	X	↑	Din
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	L	X	X	X	↑	Din
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L	X	↑	Din
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	L	X	X	X	↑	Din

6450 tbl 11

NOTES:
1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. $\overline{OE}$ is an asynchronous input.
3. ZZ - low for the table.

Apr.26.21   RENESAS

Synchronous Write Function Truth Table [1,2]

Operation	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_1$	$\overline{BW}_2$	$\overline{BW}_3$	$\overline{BW}_4$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1[3]	H	L	L	H	H	H
Write Byte 2[3]	H	L	H	L	H	H
Write Byte 3[3]	H	L	H	H	L	H
Write Byte 4[3]	H	L	H	H	H	L

6450 tbl 12

NOTES:
1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. $\overline{BW}_3$ and $\overline{BW}_4$ are not applicable for the IDT71V3579.
3. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table [1]

Operation[2]	$\overline{OE}$	ZZ	I/O Status	Power
Read	L	L	Data Out	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z – Data In	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

6450 tbl 13

NOTES:
1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst Sequence Table ($\overline{LBO}$=V$_{DD}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address[1]	1	1	1	0	0	1	0	0

6450 tbl 14

NOTE:
1. Upon completion of the Burst sequence the counter wraps around to its initial state.

Linear Burst Sequence Table ($\overline{LBO}$=V$_{SS}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address[1]	1	1	0	0	0	1	1	0

6450 tbl 15

NOTE:
1. Upon completion of the Burst sequence the counter wraps around to its initial state.

AC Electrical Characteristics

(V_DD = 3.3V ±5%, Commercial and Industrial Temperature Ranges)

Symbol	Parameter	6.5ns[5] Min.	6.5ns[5] Max.	7.5ns Min.	7.5ns Max.	8ns Min.	8ns Max.	8.5ns Min.	8.5ns Max.	Unit
Clock Parameter										
t_{CYC}	Clock Cycle Time	7.5	—	8.5	—	10	—	11.5	—	ns
t_{CH}[1]	Clock High Pulse Width	2.5	—	3	—	4	—	4.5	—	ns
t_{CL}[1]	Clock Low Pulse Width	2.5	—	3	—	4	—	4.5	—	ns
Output Parameters										
t_{CD}	Clock High to Valid Data	—	6.5	—	7.5	—	8	—	8.5	ns
t_{CDC}	Clock High to Data Change	2	—	2	—	2	—	2	—	ns
t_{CLZ}[2]	Clock High to Output Active	0	—	0	—	0	—	0	—	ns
t_{CHZ}[2]	Clock High to Data High-Z	2	3.5	2	3.5	2	3.5	2	3.5	ns
t_{OE}	Output Enable Access Time	—	3.5	—	3.5	—	3.5	—	3.5	ns
t_{OLZ}[2]	Output Enable Low to Output Active	0	—	0	—	0	—	0	—	ns
t_{OHZ}[2]	Output Enable High to Output High-Z	—	3.5	—	3.5	—	3.5	—	3.5	ns
Set Up Times										
t_{SA}	Address Setup Time	1.5	—	1.5	—	2	—	2	—	ns
t_{SS}	Address Status Setup Time	1.5	—	1.5	—	2	—	2	—	ns
t_{SD}	Data In Setup Time	1.5	—	1.5	—	2	—	2	—	ns
t_{SW}	Write Setup Time	1.5	—	1.5	—	2	—	2	—	ns
t_{SAV}	Address Advance Setup Time	1.5	—	1.5	—	2	—	2	—	ns
t_{SC}	Chip Enable/Select Setup Time	1.5	—	1.5	—	2	—	2	—	ns
Hold Times										
t_{HA}	Address Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t_{HS}	Address Status Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t_{HD}	Data In Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t_{HW}	Write Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t_{HAV}	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
t_{HC}	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
Sleep Mode and Configuration Parameters										
t_{ZZPW}	ZZ Pulse Width	100	—	100	—	100	—	100	—	ns
t_{ZZR}[3]	ZZ Recovery Time	100	—	100	—	100	—	100	—	ns
t_{CFG}[4]	Configuration Set-up Time	30	—	34	—	40	—	50	—	ns

NOTES: 6450 tbl 16

1. Measured as HIGH above V_{IH} and LOW below V_{IL}.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t_{CFG} is the minimum time required to configure the device based on the $\overline{LBO}$ input. $\overline{LBO}$ is a static input and must not change during normal operation.
5. 6.5ns speed only available in TQFP package and in commercial temp range.

RENESAS

Timing Waveform of Flow-Through Read Cycle [1,2]

6450 drw 06

CLK

$\overline{ADSP}$

$\overline{ADSC}$

ADDRESS

$\overline{GW}$, $\overline{BWE}$, $\overline{BWx}$

$\overline{CE}$, $\overline{CS}_1$ (Note 3)

$\overline{ADV}$

$\overline{OE}$

DATA$_{OUT}$

tCYC, tCH, tCL, tHS, tSS, tHA, tSA, tHW, tSW, tHC, tSC, tSAV, tHAV, tCDC, tCD, tCHZ, tOHZ, tOE, tOLZ, tHZ

$\overline{ADV}$ HIGH suspends burst

(Burst wraps around to its initial state)

O1(Ax), O2(Ay), O3(Ay), O4(Ay), O1(Ay), O2(Ay)

Ax, Ay

Output Disabled

Flow-through Read

Burst Flow-through Read

NOTES:
1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay; O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{LBO}$ input.
2. ZZ input is LOW and $\overline{LBO}$ is Don't Care for this cycle.
3. CS0 timing transitions are identical but inverted to the $\overline{CE}$ and $\overline{CS}_1$ signals. For example, when $\overline{CE}$ and $\overline{CS}_1$ are LOW on this waveform, CS0 is HIGH.

RENESAS

Timing Waveform of Combined Flow-Through Read and Write Cycles [1,2,3]

6450 drw 07

NOTES:
1. Device is selected through entire cycle; $\overline{CE}$ and $\overline{CS}1$ are LOW, CS0 is HIGH.
2. ZZ input is LOW and $\overline{LBO}$ is Don't Care for this cycle.
3. O1 (Ax) represents the first output from the external address Ax. I1 (Ay) represents the first input from the external address Ay; O1 (Az) represents the first output from the external address Az; O2 (Az) represents the next output data in the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{LBO}$ input.

RENESAS

Timing Waveform of Write Cycle No. 1 - $\overline{GW}$ Controlled [1,2,3]

6450 drw 08

CLK

ADSP

ADSC

ADDRESS — Ax, Ay, Az

GW — $\overline{GW}$ is ignored when $\overline{ADSP}$ initiates a cycle and is sampled on the next cycle rising edge

CE, CS1 (Note 3)

ADV — ($\overline{ADV}$ suspends burst)

OE

DATAIN — I1(Ax), I1(Ay), I2(Ay), I2(Ay)$^{(2)}$, I3(Ay), I4(Ay), I1(Az), I2(Az), I3(Az)

DATAOUT — O3(Aw), O4(Aw)

tCYC, tCL, tCH, tSS, tHS, tSA, tHA, tSC, tHC, tHAV, tSAV, tSW, tHW, tSD, tHD, tOHZ

NOTES:
1. ZZ input is LOW, $\overline{BWE}$ is HIGH and $\overline{LBO}$ is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ax. I1 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{LBO}$ input. In the case of input I2 (Ay) this data is valid for two cycles because $\overline{ADV}$ is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the $\overline{CE}$ and $\overline{CS1}$ signals. For example, when $\overline{CE}$ and $\overline{CS1}$ are LOW on this waveform, CS0 is HIGH.

# Timing Waveform of Write Cycle No. 2 - Byte Controlled [1,2,3]

6450 drw 09

CLK

ADSP

ADSC

ADDRESS

BWE — BWE is ignored when ADSP initiates a cycle and is sampled on the next cycle rising edge

BWx — BWx is ignored when ADSP initiates a cycle and is sampled on the next clock rising edge

CE, CS1 (Note 3)

ADV — (ADV HIGH suspends burst)

OE

DATAIN

DATAOUT

Burst Read | Single Write | Burst Write | Extended Burst Write

tCYC, tCH, tCL, tSS, tHS, tSA, tHA, tSC, tHC, tHW, tSW, tSAV, tSD, tHD, tOHZ

Ax, Ay, Az

I1(Ax), I1(Ay), I2(Ay), I3(Ay), I4(Ay), I1(Az), I2(Az), I3(Az)

O3(Aw), O4(Aw)

NOTES:
1. ZZ input is LOW, GW is HIGH and LBO is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ax. I1 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

RENESAS

# Timing Waveform of Sleep (ZZ) and Power-Down Modes [1,2,3]

6450 drw 13

CLK

$\overline{ADSP}$

$\overline{ADSC}$

ADDRESS

$\overline{GW}$

$\overline{CE}$, $\overline{CS}1$ (Note 4)

$\overline{ADV}$

$\overline{OE}$

DATA_OUT

ZZ

tSS, tHS, tCYC, tCL, tCH, tSA, tHA, tSC, tHC, tOE, tOLZ, tZZPW, tZZR

Ax, Az, Q1(Ax)

Single Read — Snooze Mode

NOTES:
1. Device must power up in deselected Mode.
2. $\overline{LBO}$ is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS0 timing transitions are identical but inverted to the $\overline{CE}$ and $\overline{CS}1$ signals. For example, when $\overline{CE}$ and $\overline{CS}1$ are LOW on this waveform, CS0 is HIGH.

RENESAS

## Non-Burst Read Cycle Timing Waveform

6450 drw 10

NOTES:
1. ZZ input is LOW, $\overline{ADV}$ is HIGH and $\overline{LBO}$ is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, $\overline{ADSP}$ and $\overline{ADSC}$ function identically and are therefore interchangeable.

Non-Burst Write Cycle Timing Waveform


6450 drw 11

NOTES:
1. ZZ input is LOW, $\overline{ADV}$ and $\overline{OE}$ are HIGH, and $\overline{LBO}$ is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only $\overline{GW}$ writes are shown, the functionality of $\overline{BWE}$ and $\overline{BW}x$ together is the same as $\overline{GW}$.
4. For write cycles, $\overline{ADSP}$ and $\overline{ADSC}$ have different limitations.

Apr.26.21   RENESAS

Ordering Information

```
  XXX        S        X        XX        X        X        X
Device     Power    Speed    Package                                X      Blank      Tray
 Type                                                                      8          Tape and Reel

                                                   Process/
                                                  Temperature
                                                     Range      Blank      Commercial (0°C to +70°C)
                                                                I(1)       Industrial (-40°C to +85°C)

                                                     G          Green

                                          PF      100-pin Plastic Thin Quad Flatpack (PKG100)
                                          BG      119 Ball Grid Array (BG119, BGG119)
                                          BQ      165 Fine Pitch Ball Grid Array (BQ165, BQG119)

                                 65*  ⎫
                                 75   ⎬   Access Time in Tenths of Nanoseconds
                                 80   ⎮
                                 85   ⎭

                        S                 Standard Power

             71V3577   128K x 36 Flow-Through Burst Synchronous SRAM with 3.3V I/O
             71V3579   256K x 18 Flow-Through Burst Synchronous SRAM with 3.3V I/O
```

6450 drw 12

*6.5ns speed only available in TQFP package and commercial temp range

NOTES:
1. Contact your local sales office for Industrial temp range for other speeds, packages and powers.

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
65	71V3579S65PFG	PKG100	TQFP	C
	71V3579S65PFG8	PKG100	TQFP	C
75	71V3579S75PFG	PKG100	TQFP	C
	71V3579S75PFG8	PKG100	TQFP	C
	71V3579S75PFGI	PKG100	TQFP	I
	71V3579S75PFGI8	PKG100	TQFP	I
80	71V3579S80PFG	PKG100	TQFP	C
	71V3579S80PFG8	PKG100	TQFP	C
	71V3579S80PFGI	PKG100	TQFP	I
	71V3579S80PFGI8	PKG100	TQFP	I
85	71V3579S85PFG	PKG100	TQFP	C
	71V3579S85PFG8	PKG100	TQFP	C
	71V3579S85PFGI	PKG100	TQFP	I
	71V3579S85PFGI8	PKG100	TQFP	I

Orderable Part Information (con't)

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
65	71V3577S65PFG	PKG100	TQFP	C
	71V3577S65PFG8	PKG100	TQFP	C
75	71V3577S75BG	BG119	PBGA	C
	71V3577S75BG8	BG119	PBGA	C
	71V3577S75BGG	BGG119	PBGA	C
	71V3577S75BGG8	BGG119	PBGA	C
	71V3577S75BGGI	BGG119	PBGA	I
	71V3577S75BGGI8	BGG119	PBGA	I
	71V3577S75BGI	BG119	PBGA	I
	71V3577S75BGI8	BG119	PBGA	I
	71V3577S75BQ	BQ165	CABGA	C
	71V3577S75BQ8	BQ165	CABGA	C
	71V3577S75BQG	BQ165	CABGA	C
	71V3577S75BQG8	BQ165	CABGA	C
	71V3577S75BQI	BQ165	CABGA	I
	71V3577S75BQI8	BQ165	CABGA	I
	71V3577S75PFG	PKG100	TQFP	C
	71V3577S75PFG8	PKG100	TQFP	C
	71V3577S75PFGI	PKG100	TQFP	I
	71V3577S75PFGI8	PKG100	TQFP	I

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
80	71V3577S80BG	BG119	PBGA	C
	71V3577S80BG8	BG119	PBGA	C
	71V3577S80BGG	BGG119	PBGA	C
	71V3577S80BGG8	BGG119	PBGA	C
	71V3577S80BGGI	BGG119	PBGA	I
	71V3577S80BGGI8	BGG119	PBGA	I
	71V3577S80BGI	BG119	PBGA	I
	71V3577S80BGI8	BG119	PBGA	I
	71V3577S80BQ	BQ165	CABGA	C
	71V3577S80BQ8	BQ165	CABGA	C
	71V3577S80BQI	BQ165	CABGA	I
	71V3577S80BQI8	BQ165	CABGA	I
	71V3577S80PFG	PKG100	TQFP	C
	71V3577S80PFG8	PKG100	TQFP	C
	71V3577S80PFGI	PKG100	TQFP	I
	71V3577S80PFGI8	PKG100	TQFP	I
85	71V3577S85BG	BG119	PBGA	C
	71V3577S85BG8	BG119	PBGA	C
	71V3577S85BGG	BGG119	PBGA	C
	71V3577S85BGG8	BGG119	PBGA	C
	71V3577S85BGI	BG119	PBGA	I
	71V3577S85BGI8	BG119	PBGA	I
	71V3577S85BQ	BQ165	CABGA	C
	71V3577S85BQ8	BQ165	CABGA	C
	71V3577S85BQG	BQG165	CABGA	C
	71V3577S85BQG8	BQG165	CABGA	C
	71V3577S85BQI	BQ165	CABGA	I
	71V3577S85BQI8	BQ165	CABGA	I
	71V3577S85PFG	PKG100	TQFP	C
	71V3577S85PFG8	PKG100	TQFP	C
	71V3577S85PFGI	PKG100	TQFP	I
	71V3577S85PFGI8	PKG100	TQFP	I

RENESAS

Datasheet Document History

01/30/04		Released Y generation die step datasheet
04/17/06	Pg. 21	Added green (Restricted hazardous substance device) to the datasheet.
04/02/12	Pg. 9	Added Industrial temp range values to the 7.5ns speed in the DC chars table
	Pg. 21	Removed die step indicator from the ordering information.
		Added tape and reel and green to the ordering information.
		Removed IDT from the ordering information.
	Pg. 1, 12 & 21	Added 6.5ns speed only available in TQFP package and in commercial temp range.
04/26/21	Pg. 1 - 22	Rebranded as Renesas datasheet
	Pg. 1 - 21	Removed all JTAG references in the datasheet
	Pg. 5 - 8	Updated package codes and removed future options for BQ165, BQG165 pin configurations
	Pg. 19 & 20	Added Orderable Part Information tables

RENESAS

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.