MAX17551

60V, 50mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter with 22µA No-Load Supply Current

General Description

The MAX17551 high-efficiency, high-voltage, synchronous step-down DC-DC converter with integrated MOSFETs operates over a 4V to 60V input. The converter can deliver up to 50mA and generates output voltages from 0.8V up to 0.9 x V_{IN} . The feedback (FB) voltage is accurate to within $\pm 1.75\%$ over -40°C to +125°C.

The MAX17551 uses peak-current-mode control and can be operated in pulse-width modulation (PWM) or pulse-frequency modulation (PFM) modes.

The device is available in a 10-pin (3mm x 2mm) TDFN and 10-pin (3mm x 3mm) μ MAX® packages. Simulation models are available.

Applications

- Industrial Sensors and Process Control
- High-Voltage LDO Replacement
- Battery-Powered Equipment
- HVAC and Building Control


µMAX is a registered trademark of Maxim Integrated Products, Inc.

Ordering Information appears at end of data sheet.

Benefits and Features

- Reduces External Components and Total Cost
 - · No Schottky-Synchronous
 - Internal Compensation for Any Output Voltage
 - Built-In Soft-Start
 - · All-ceramic capacitors, Compact Layout
- Reduces Number of DC-DC Regulators to Stock
 - · Wide 4V to 60V Input
 - Adjustable 0.8V to 0.9 x V_{IN} Output
 - 100kHz to 2.2MHz Adjustable Switching Frequency with External Synchronization
- Reduces Power Dissipation
 - · 22µA Quiescent Current
 - Peak Efficiency > 90%
 - PFM Enables Enhanced Light-load Efficiency
 - 1.2µA Shutdown Current
- Operates Reliable in Adverse Environments
 - · Peak Current Limit Protection
 - Built-In Output Voltage Monitoring RESET
 - · Programmable EN/UVLO Threshold
 - · Monotonic Startup in to Prebiased Load
 - · Overtemperature Protection
 - High Industrial -40°C to +125°C Ambient Operating Temperature Range / -40°C to +150°C Junction Temperature Range

Typical Application Circuit—High-Efficiency 5V, 50mA Regulator





MAX17551

60V, 50mA, Ultra-Small, High-Efficiency Synchronous Step-Down DC-DC Converter with 22µA No-Load Supply Current

Absolute Maximum Ratings (Note 1)

0.3V to 70V
0.3V to IN + 0.3V
0.3V to 6V
A8.0±±0.8A
Continuous

Continuous Power Dissipation ($T_A = +70$ °C)	
TDFN (derate 14.9mW/°C above +70°C)	1188.7mW
μMAX (derate 8.8mW/°C above +70°C)	707.3mW
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: Junction temperature greater than +125°C degrades operating lifetimes.

Package Information

PACKAGE TYPE: 10 TDFN				
Package Code	T1032N+1			
Outline Number	21-0429			
Land Pattern Number	90-0082			
THERMAL RESISTANCE, FOUR-LAYER BOARD				
Junction to Ambient (θ _{JA})	67.3°C/W			
Junction to Case (θ_{JC})	18.2°C/W			

PACKAGE TYPE: 10 μMAX			
Package Code	U10+5		
Outline Number	21-0061		
Land Pattern Number	90-0330		
THERMAL RESISTANCE, FOUR-LAYER BOARD			
Junction to Ambient (θ _{JA})	113.1°C/W		
Junction to Case (θ_{JC})	42°C/W		

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{IN} = 24V, V_{GND} = 0V, V_{OUT} = 3.3V, V_{FB} = 0.85V, V_{EN/UVLO} = 1.5V, RT/SYNC = 191k\Omega, LX = SS = MODE = \overline{RESET}$ = unconnected; $T_A = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. All voltages are referenced to GND, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
INPUT SUPPLY (IN)							
Input Voltage Range	V _{IN}		4		60	V	
Input Shutdown Current	I _{IN-SH}	V _{EN/UVLO} = 0V, T _A = +25°C	0.67	1.2	1.2 2.25		
In a set Course In Course of	I _{Q-PFM}	V _{MODE} = unconnected (Note 3)		18	32	μA	
Input Supply Current	I _{Q-PWM}	Normal switching mode, V _{IN} = 24V	180	485	650		
EXTERNAL BIAS (V _{OUT})							
V _{OUT} Switchover Threshold			2.96	3.05	3.12	V	
ENABLE/UVLO (EN/UVLO)							
	V _{ENR}	V _{EN/UVLO} rising	1.2	1.25	1.3		
EN/UVLO Threshold	V _{ENF}	V _{EN/UVLO} falling	1.1	1.15	1.2	V	
	V _{EN-TRUESD}	V _{EN/UVLO} falling, true shutdown		0.7			
EN/UVLO Leakage Current	I _{EN}	V _{EN/UVLO} = 1.3V, T _A = +25°C	-100		+100	nA	
POWER MOSFETs							
High-Side pMOS On-Resistance	R _{DS-ONH}	I _{LX} = 0.1A (sourcing)	2.7	5.0	9.5	Ω	
Low-Side nMOS On-Resistance	R _{DS-ONL}	I _{LX} = 0.1A (sinking)	1.25	2.5	5	Ω	
LX Leakage Current	I _{LX-LKG}	V _{EN} = 0V, T _A = +25°C, V _{LX} = (V _{GND} + 1V) to (V _{IN} - 1V)	-1		+1	μA	
SOFT-START (SS)							
Soft-Start Time	t _{SS}	SS = unconnected	4.4	5.1	5.8	ms	
SS Charging Current	I _{SS}	V _{SS} = 0.4V	4.7	5	5.3	μA	
FEEDBACK (FB)							
ED De mileties Veltere		MODE = GND	0.786	0.8	0.814		
FB Regulation Voltage	V_{FB-REG}	MODE = unconnected	0.786	0.812	0.826	V	
FB Input Leakage Current	I _{FB}	V _{FB} = 1V, T _A = 25°C	-100		+100	nA	
CURRENT LIMIT							
Peak Current-Limit Threshold	I _{PEAK-LIMIT}		97	110	123	mA	
Negative Current-Limit	lower war	V _{MODE} = GND	33	50	66	mA	
Threshold	^I SINK-LIMIT	V _{MODE} = unconnected		0.01		111/-1	
PFM Current Level	I _{PFM}	V _{MODE} = unconnected	28	39	47	mA	
OSCILLATOR (RT/SYNC)							
		$R_{RT} = 422k\Omega$	90	100	111		
		$R_{RT} = 191k\Omega$	205	220	235	kHz	
Switching Frequency	form	$R_{RT} = 130k\Omega$	295	319	340		
Owntoning i requency	f_{SW}	$R_{RT} = 69.8k\Omega$	540	592	638		
		$R_{RT} = 45.3k\Omega$	813	900	973		
		$R_{RT} = 19.1 k\Omega$	1.86	2.08	2.3	MHz	

Electrical Characteristics (continued)

 $(V_{IN} = 24V, V_{GND} = 0V, V_{OUT} = 3.3V, V_{FB} = 0.85V, V_{EN/UVLO} = 1.5V, RT/SYNC = 191k\Omega, LX = SS = MODE = RESET = unconnected; T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C. All voltages are referenced to GND, unless otherwise noted.) (Note 2)$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Switching Frequency Adjustable Range		See the Switching Frequency (RT/ SYNC) section for details	100		2200	kHz	
SYNC Input Frequency			1.1 x f _{SW}		2200	kHz	
SYNC Pulse Minimum Off-Time			40			ns	
SYNC Rising Threshold	V _{SYNC-H}		1	1.22	1.44	V	
Hysteresis	V _{SYNC-HYS}		0.115	0.18	0.265	V	
Number of SYNC Pulses to Enable Synchronization				1		Cycles	
TIMING			,				
Minimum On-Time	t _{ON-MIN}		46	82	128	ns	
Mayirraya Duty Cycle	5	f _{SW} ≤ 600kHz, V _{FB} = 0.98 x V _{FB-REG}	90	94	98	- %	
Maximum Duty Cycle	D _{MAX}	f _{SW} > 600kHz, V _{FB} = 0.98 x V _{FB-REG}	87	92			
Hiccup Timeout				51		ms	
RESET							
FB Threshold for RESET Rising	V_{FB-OKR}	V _{FB} rising	93	95	97	%	
FB Threshold for RESET Falling	V_{FB-OKF}	V _{FB} falling	90	92	94	%	
RESET Delay After FB Reaches 95% Regulation				2.1		ms	
RESET Output Level Low		I _{RESET} = 1mA		0.23		V	
RESET Output Leakage Current		V _{FB} = 1.01 x V _{FB-REG} , T _A = +25°C			1	μΑ	
MODE							
MODE PFM Threshold	V _{MODE-PFM}		1	1.22	1.44	V	
MODE Hysteresis	V _{MODE-HYS}			0.19		V	
MODE Internal Pullup Resistor		V _{MODE} = unconnected		123		kΩ	
MODE IIILEITIAI FUIIUP NESISIOI		V _{MODE} = GND		1390		V77	
THERMAL SHUTDOWN							
Thermal-Shutdown Threshold		Temperature rising		160		°C	
Thermal-Shutdown Hysteresis				20		°C	


Note 2: Limits are 100% tested at $T_A = +25$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.


Note 3: Actual I_{Q-PFM} in the application circuit is higher due to additional current in the output voltage feedback resistor divider. For example, I_{Q-PFM} (MODE = unconnected) = 26µA for Figure 6, 22µA for Figure 7, and 78µA for Figure 11.


Typical Operating Characteristics


 $(V_{IN} = 24V, V_{GND} = 0V, V_{OUT} = 3.3V, V_{EN/UVLO} = 1.5V, RT/SYNC = 191k\Omega, C_{IN} = 1\mu F, T_A = +25^{\circ}C, unless otherwise noted.)$



























Typical Operating Characteristics (continued)


 $(V_{IN} = 24V, V_{GND} = 0V, V_{OUT} = 3.3V, V_{EN/UVLO} = 1.5V, RT/SYNC = 191k\Omega, C_{IN} = 1\mu F, T_A = +25^{\circ}C, unless otherwise noted.)$

























Typical Operating Characteristics (continued)


 $(V_{IN} = 24V, V_{GND} = 0V, V_{OUT} = 3.3V, V_{EN/UVLO} = 1.5V, RT/SYNC = 191k\Omega, C_{IN} = 1\mu F, T_A = +25^{\circ}C, unless otherwise noted.)$





Typical Operating Characteristics (continued)

 $(V_{IN}=24V,\,V_{GND}=0V,\,V_{OUT}=3.3V,\,V_{EN/UVLO}=1.5V,\,RT/SYNC=191k\Omega,\,C_{IN}=1\mu F,\,T_{A}=+25^{\circ}C,\,unless\,otherwise\,noted.)$











Typical Operating Characteristics (continued)

 $(V_{IN} = 24V, V_{GND} = 0V, V_{OUT} = 3.3V, V_{EN/UVLO} = 1.5V, RT/SYNC = 191k\Omega, C_{IN} = 1\mu F, T_A = +25^{\circ}C, unless otherwise noted.)$




Pin Configurations



Pin Description

PIN	NAME	FUNCTION
1	IN	Switching Regulator Input. Connect a X7R 1µF ceramic capacitor from IN to GND for bypassing.
2	EN/UVLO	Active-High, Enable/Undervoltage-Detection Input. Pull EN/UVLO to GND to disable the regulator output. Connect EN/UVLO to IN for always-on operation. Connect a resistor-divider between IN, EN/UVLO, and GND to program the input voltage at which the device is enabled and turns on.
3	RT/SYNC	Oscillator Timing Resistor Input. Connect a resistor from RT/SYNC to GND to program the switching frequency from 100kHz to 2.2MHz. See the <i>Switching Frequency (RT/SYNC)</i> section for details. An external pulse can be applied to RT/SYNC through a coupling capacitor to synchronize the internal clock to the external pulse frequency. See the <i>External Synchronization</i> section for details.
4	SS	Soft-Start Capacitor Input. Connect a capacitor from SS to GND to set the soft-start time. Leave SS unconnected for default 5.1ms internal soft-start.
5	FB	Output Feedback Connection. Connect FB to a resistor-divider between V _{OUT} and GND to set the output voltage. See the <i>Adjusting the Output Voltage</i> section for details.
6	VOUT	External Bias Input for Internal Control Circuitry. Decouple to GND with a 0.22μF capacitor and connect to output capacitor positive terminal with a 22.1Ω resistor for applications with an output voltage from 3.3V to 5V. Connect to GND for output voltages < 3.3V and > 5V. See the <i>External Bias</i> section for details.
7	RESET	Open-Drain Reset Output. Pull up RESET to an external power supply with an external resistor. RESET pulls low if FB voltage drops below 92% of its set value. RESET goes high-impedance 2ms after FB voltage rises above 95% of its set value.
8	MODE	PFM/PWM Mode-Selection Input. Connect MODE to GND to enable the fixed-frequency PWM operation. Leave MODE unconnected for light-load PFM operation.
9	GND	Ground. Connect GND to the power ground plane. Connect all the circuit ground connections together at a single point. See the <i>PCB Layout Guidelines</i> section.
10	LX	Inductor Connection. Connect LX to the switching-side of the inductor. LX is high-impedance when the device is in shutdown.
_	EP	Exposed Pad (TDFN Only). Connect to the GND pin to the IC.

Block Diagram



Detailed Description

The MAX17551 high-efficiency, high-voltage, synchronous step-down DC-DC converter with integrated MOSFETs operates over a 4V to 60V input voltage range. The converter can deliver output current up to 50mA at output voltages of 0.8V to 0.9 x V_{IN} . The output voltage is accurate to within $\pm 1.75\%$ over -40°C to +125°C. The converter consumes only 22µA of supply current in PFM mode, while regulating the output voltage at no load.

The device uses an internally-compensated, peakcurrent-mode-control architecture (see the Block Diagram). On the rising-edge of the internal clock, the high-side p-MOSFET turns on. An internal error-amplifier compares the feedback voltage to a fixed internal reference voltage and generates an error voltage. The error voltage is compared to a sum of the current-sense voltage and a slope-compensation voltage by a PWM comparator to set the "on-time." During the on-time of the pMOSFET, the inductor current ramps up. For the remainder of the switching period (off-time), the pMOSFET is kept off and the low-side nMOSFET turns on. During the off-time, the inductor releases the stored energy as the inductor current ramps down, providing current to the output. Under overload conditions, the cycle-by-cycle currentlimit feature limits inductor peak current by turning off the high-side pMOSFET and turning on the low-side nMOS-FET.

Mode Selection (MODE)

The device features a MODE pin for selecting either the forced-PWM or PFM mode of operation. If the MODE pin is left unconnected, the device operates in PFM mode at light loads. If the MODE pin is grounded, the device operates in a constant-frequency forced-PWM mode at all loads. The mode of operation cannot be changed on-the-fly during normal operation of the device.

In PWM mode, the inductor current is allowed to go negative. PWM operation is useful in frequency-sensitive applications and provides fixed switching frequency at all loads. However, the PWM mode of operation gives lower efficiency at light loads when compared to the PFM mode of operation.

PFM mode disables negative inductor current and additionally skips pulses at light loads for high efficiency. In PFM mode, the inductor current is forced to a fixed peak of 39mA (typ) (I_{PFM}) every clock cycle until the output rises to 102% (typ) of the nominal voltage. Once the output reaches 102% (typ) of the nominal voltage, both high-side and low-side FETs are turned off and the device

enters hibernate operation until the load discharges the output to 101% (typ) of the nominal voltage. Most of the internal blocks are turned off in hibernate operation to save quiescent current. After the output falls below 101% (typ) of the nominal voltage, the device comes out of hibernate operation, turns on all internal blocks, and again commences the process of delivering pulses of energy to the output until it reaches 102% (typ) of the nominal output voltage. The device naturally exits PFM mode when the load current increases to a magnitude of approximately:

 I_{PFM} - $(\Delta I/2)$

where ΔI is the peak-peak ripple current in the output inductor. The part enters PFM mode again if the load current reduces to approximately ($\Delta I/2$). See the *Inductor Selection* section for details. The advantage of the PFM mode is higher efficiency at light loads because of lower current drawn from the supply.

Enable Input (EN/UVLO) and Soft-Start (SS)

When EN/UVLO voltage increases above 1.25V (typ), the device initiates a soft-start sequence. The duration of the soft-start depends on the status of the SS pin voltage at the time of power-up. If the SS pin is not connected, the device uses a fixed 5ms internal soft-start to ramp up the internal error-amplifier reference. If a capacitor is connected from SS to GND, a 5 μ A current source charges the capacitor and ramps up the SS pin voltage. The SS pin voltage is used as reference for the internal error amplifier. Such a reference ramp-up allows the output voltage to increase monotonically from zero to the final set value independent of the load current.

EN/UVLO can be used as an input voltage UVLOadjustment input. An external voltage-divider between IN and EN/UVLO to GND adjusts the input voltage at which the device turns on or turns off. See Setting the Input Undervoltage-Lockout Level section for details. If input UVLO programming is not desired, connect EN/UVLO to IN (see the Electrical Characteristics table for EN/UVLO rising and falling-threshold voltages). Driving EN/UVLO low disables both power MOSFETs, as well as other internal circuitry, and reduces IN quiescent current to below 1.2µA. The SS capacitor is discharged with an internal pulldown resistor when EN/UVLO is low. If the EN/UVLO pin is driven from an external signal source, a series resistance of minimum $1k\Omega$ is recommended to be placed between the signal source output and the EN/ UVLO pin, to reduce voltage ringing on the line.

Switching Frequency (RT/SYNC)

Switching frequency of the device can be programmed from 100kHz to 2.2MHz by using a resistor connected from RT/SYNC to GND. The switching frequency (f_{SW}) is related to the resistor connected at the RT/SYNC pin (R_T) by the following equation, where R_T is in k Ω and f_{SW} is in kHz:

$$R_T = \frac{42000}{f_{SW}}$$

The switching frequency in ranges of 130kHz to 160kHz and 230kHz to 280kHz are not allowed for user programming to ensure proper configuration of the internal adaptive-loop compensation scheme.

External Synchronization

The RT/SYNC pin can be used to synchronize the device's internal oscillator to an external system clock. The external clock should be coupled to the RT/SYNC pin through a 47pF capacitor, as shown in Figure 1. The external clock logic-high level should be higher than 3V, logic-low level lower than 0.5V and the duty cycle of the external clock should be in the range of 10% to 70%. External clock-synchronization is allowed only in PWM mode of operation (MODE pin connected to GND). The RT resistor should be selected to set the switching frequency 10% lower than the external clock frequency. The external clock should be applied at least 500µs after enabling the device for proper configuration of the internal loop compensation.

External Bias (V_{OUT})

The device provides a V_{OUT} pin to power the internal blocks from a low-voltage supply. When the V_{OUT} pin




Figure 1. Synchronization to an External Clock

voltage exceeds 3.1V, the device draws switching and quiescent current from this pin to improve the converter's efficiency. In applications with an output voltage setting from 3.3V to 5V, VOUT should be decoupled to GND with a ceramic capacitor, and should be connected to the positive terminal of the output capacitor with a resistor (R4, C1), as shown in the typical application circuits. In the absence of R4 and C1, the absolute maximum rating of V_{OUT} (-0.3V) can be exceeded, under short-circuit conditions, due to oscillations between the ceramic output capacitor and the inductance of the short-circuit path. In general, parasitic board or wiring inductance should be minimized and the output voltage waveform under shortcircuit operation should be verified to ensure that the absolute maximum rating of V_{OUT} is not exceeded. For applications with an output voltage setting less than 3.3V or greater than 5V, V_{OUT} should be connected to GND.

Reset Output (RESET)

The device includes an open-drain RESET output to monitor output voltage. RESET should be pulled up with an external resistor to the desired external power supply. RESET goes high-impedance 2ms after the output rises above 95% of its nominal set value and pulls low when the output voltage falls below 92% of the set nominal output voltage. RESET asserts low during the hiccup timeout period.

Startup Into a Prebiased Output

The device supports monotonic startup into a prebiased output. When the device starts into a prebiased output, both the high-side and low-side switches are turned off so that the converter does not sink current from the output. High-side and low-side switches do not start switching until the PWM comparator commands the first PWM pulse, at which point switching commences. The output voltage is then smoothly ramped up to the target value in alignment with the internal reference. Such a feature is useful in applications where digital integrated circuits with multiple rails are powered.

Operating Input Voltage Range

The maximum operating input voltage is determined by the minimum controllable on-time. The minimum operating input voltage is determined by the maximum duty cycle and circuit voltage drops. The minimum and maximum operating input voltages for a given output voltage should be calculated as follows:

$$V_{INMIN} = \frac{V_{OUT} + (I_{OUT} \times (R_{DCR} + 5))}{D_{MAX}} + (I_{OUT} \times 4.5)$$

$$V_{INMAX} = \frac{V_{OUT}}{t_{ONMIN} \times f_{SW}}$$

where V_{OUT} is the steady-state output voltage, I_{OUT} is the maximum load current, R_{DCR} is the DC resistance of the inductor, f_{SW} is the switching frequency (max), D_{MAX} is the maximum duty cycle (0.9), and t_{ONMIN} is the worst-case minimum controllable switch on-time (128ns)

Overcurrent Protection, HICCUP Mode

The device implements a HICCUP-type overload protection scheme to protect the inductor and internal FETs under output short-circuit conditions. When the inductor peak current exceeds 0.11A (typ) 16 consecutive times, the part enters HICCUP mode. In this mode, the part is initially operated with hysteretic cycle-by-cycle peak-current limit that continues for a time duration equal to twice the soft-start time. The part is then turned off for a fixed 51ms hiccup timeout period. This sequence of hysteretic inductor current waveforms, followed by a hiccup timeout period, continues until the short/overload on the output is removed. Since the inductor current is bound between two limits, inductor-current runway never happens.

Thermal-Overload Protection

Thermal-overload protection limits the total power dissipation in the IC. When the junction temperature exceeds +160°C, an on-chip thermal sensor shuts down the device, turns off the internal power MOSFETs, allowing it to cool down. The device turns on after the junction temperature cools by 20°C.

Applications Information

Inductor Selection

A low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions should be selected. Calculate the required inductance from the equation:

$$L = \frac{18000 \times V_{OUT}}{f_{SW}}$$

where L is inductance in μH , V_{OUT} is output voltage and f_{SW} is the switching frequency in kHz. Calculate the peak-peak ripple current (ΔI) in the output inductor from the equation:

$$\Delta I = \frac{1000 \times V_{OUT} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{f_{SW} \times L}$$

where L is inductance in μH , V_{OUT} is output voltage, V_{IN} is input voltage and f_{SW} is the switching frequency in kHz.

The saturation current rating of the inductor must exceed the maximum current-limit value (IPEAK-LIMIT). The saturation current rating should be at least 0.123A.

Once the L value is known, the next step is to select the right core material. Ferrite and powdered iron are commonly available core materials. Ferrite cores have low core losses and are preferred for high-efficiency designs. Powdered iron cores have more core losses and are relatively cheaper than ferrite cores.

Input Capacitor Selection

Small ceramic input capacitors are recommended for the IC. The input capacitor reduces peak current drawn from the power source and reduces noise and voltage ripple on the input caused by the switching circuitry. A minimum of $1\mu F,~X7R$ -grade capacitor in a package larger than 0805 is recommended for the input capacitor of the IC to keep the input-voltage ripple under 2% of the minimum input voltage, and to meet the maximum ripple-current requirements.

Output Capacitor Selection

Small ceramic X7R-grade output capacitors are recommended for the device. The output capacitor has two functions. It stores sufficient energy to support the output voltage under load-transient conditions and stabilizes the device's internal control loop. Usually the output capacitor is sized to support a step load of 50% of the maximum output current in the application, such that the outputvoltage deviation is less than 3%. The minimum required output capacitance (COUT) is calculated as:

$$C_{OLIT}$$
 (in μF) = 25/ V_{OLIT}

It should be noted that dielectric materials used in ceramic capacitors exhibit capacitance loss due to DC bias levels and should be appropriately derated to ensure the required output capacitance is obtained in the application.

Soft-Start Capacitor Selection

The device offers a 5.1ms internal soft-start when the SS pin is left unconnected. When adjustable soft-start time is required, connect a capacitor from SS to GND to program the soft-start time. The minimum soft-start time is related to the output capacitance (COUT) and the output voltage (VOUT) by the following equation:

$$t_{SS} > 0.05 x C_{OUT} x V_{OUT}$$

where tss is in milliseconds and Cour is in µF.

Soft-start time (tss) is related to the capacitor connected at SS (C_{SS}) by the following equation:

$$C_{SS} = 6.25 \times t_{SS}$$

where t_{SS} is in milliseconds and C_{SS} is in nanofarads.




Figure 2. Adjustable EN/UVLO Network

Setting the Input Undervoltage-Lockout Level

The device offers an adjustable input undervoltagelockout level. Set the voltage at which the device turns on with a resistive voltage-divider connected from IN to GND (see Figure 2). Connect the center node of the divider to EN/UVLO.

Choose R1 to be $3.3M\Omega$ max and then calculate R2 as follows:

$$R2 = \frac{R1 \times 1.25}{(V_{INU} - 1.25)}$$

where V_{INU} is the voltage at which the device is required to turn on.

If the EN/UVLO pin is driven from an external signal source, a series resistance of minimum $1k\Omega$ is recommended to be placed between the signal source output and the EN/UVLO pin, to reduce voltage ringing on the line.

Adjusting the Output Voltage

The output voltage can be programmed from 0.8V to 0.9 x V_{IN}. Set the output voltage by connecting a resistordivider from output to FB to GND (see Figure 3). Choose R2 in the range of $25k\Omega$ to $100k\Omega$ and calculate R1 with the following equation:

$$R1 = R2 \times \left[\frac{V_{OUT}}{0.8} - 1 \right]$$




Figure 3. Setting the Output Voltage

Transient Protection

In applications where fast line transients or oscillations with a slew rate in excess of 15V/µs are expected during power-up or steady-state operation, the MAX17551 should be protected with a series resistor that forms a lowpass filter with the input ceramic capacitor (Figure 4). These transients can occur in conditions such as hotplugging from a low-impedance source or due to inductive load switching and surges on the supply lines.

Power Dissipation

At a particular operating condition, the power losses that lead to temperature rise of the device are estimated as follows:

$$P_{LOSS} = \left(P_{OUT} \times \left(\frac{1}{\eta} - 1\right)\right) - (I_{OUT}^2 \times R_{DCR})$$

$$P_{OUT} = V_{OUT} \times I_{OUT}$$

where P_{OUT} is the output power, η is the efficiency of power conversion, and R_{DCR} is the DC resistance of the output inductor. See the <u>Typical Operating Characteristics</u> section for the power-conversion efficiency or measure the efficiency to determine the total power dissipation.

The junction temperature (T_J) of the device can be estimated at any ambient temperature (T_A) from the following equation:

$$T_J = T_A + (\theta_{JA} \times P_{LOSS})$$

where $\theta_{\mbox{\scriptsize JA}}$ is the junction-to-ambient thermal impedance of the package.

Junction temperature greater than +125°C degrades operating lifetimes.

PCB Layout Guidelines

Careful PCB layout (<u>Figure 5</u>) is critical to achieve clean and stable operation. The switching power stage requires particular attention. Follow these guidelines for good PCB layout:

- Place the input ceramic capacitor as close as possible to V_{IN} and GND pins
- Minimize the area formed by the LX pin and inductor connection to reduce the radiated EMI
- Ensure that all feedback connections are short and direct
- Route high-speed switching node (LX) away from the signal pins

For a sample PCB layout that ensures the first-pass success, refer to the MAX17551 evaluation kit data sheet.




Figure 4. Transient Protection




Figure 5. Layout Guidelines

Typical Application Circuits




Figure 6. High-Efficiency 5V, 50mA Regulator




Figure 7. High-Efficiency 3.3V, 50mA Regulator




Figure 8. Small-Footprint 5V, 50mA Regulator

Typical Application Circuits (continued)




Figure 9. Small-Footprint 3.3V, 50mA Regulator




Figure 10. Small-Footprint 1.8V, 50mA Regulator




Figure 11. Small-Footprint 12V, 50mA Step-Down Regulator

MAX17551

60V, 50mA, Ultra-Small, High-Efficiency Synchronous Step-Down DC-DC Converter with 22µA No-Load Supply Current

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX17551ATB+	-40°C to +125°C	10 TDFN-EP*
MAX17551AUB+	-40°C to +125°C	10 μMAX

⁺Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.

Chip Information


PROCESS: BICMOS

Maxim Integrated | 20 www.maximintegrated.com

Package Outline Drawings

10 TDFN

Package Code	T1032N+1
Outline Number	21-0429



Package Outline Drawings (continued)

10 TDFN (continued)

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
 N IS THE TOTAL NUMBER OF LEADS.
- 3. REFER TO JEDEC MO-229(WECD-2) WITH VARIATION OF D2, E2 & L.
- 4. WARPAGE SHALL NOT EXCEED 0.10 mm.
- 5. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08 mm.
- 6. PKG. LENGTH/PKG. WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC.
- 7. MARKING SHOWN IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 8. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PHFREE (+) PKG. CODES.

COMMON DIMENSIONS					
SYMBOL	MIN.	N□M.	MAX.		
Α	0.70	0.75	0.80		
A1	0.0		0.05		
A2	0	.10 REF	- 1		
D	2.90	3.00	3.10		
Е	1.90	2.00	2.10		
D2	1.90	2.00	2.10		
E2	0.80	0.90	1.00		
N		10			
b	0	.25±0.0	5		
е	0.50 REF				
k	Min 0.20				
L	0.20	0.30	0.40		
PKG. CODE: T1032N-1					

W/XI/VI

PACKAGE DUTLINE, 10L TDFN, 3x2x0.75mm

APPROVAL DOCUMENT CONTROL NO. 21-0429


-DRAWING NOT TO SCALE-

Maxim Integrated | 22 www.maximintegrated.com

Package Outline Drawings (continued)

10 μΜΑΧ

Package Code	U10+5
Outline Number	<u>21-0061</u>



Package Outline Drawings (continued)

10 μMAX (continued)

	INCHES		MILLIM	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	_	0.043	_	1.10	
A1	0.002	0.006	0.05	0.15	
A2	0.030	0.037	0.75	0.95	
D1	0.116	0.120	2.95	3.05	
D2	0.114	0.118	2.89	3.00	
E1	0.116	0.120	2.95	3.05	
E2	0.114	0.118	2.89	3.00	
Н	0.187	0.199	4.75	5.05	
L	0.0157	0.0275	0.40	0.70	
L1	0.037 REF		0.940 REF		
b	0.007	0.0106	0.177	0.270	
е	0.019	7 BSC	0.500	BSC	
С	0.0035	0.0078	0.090	0.200	
S	0.0196 REF		0.498	B REF	
α	0,	6°	0°	6°	
Pkg Codes: U10CN-1; U10+5; U10M-5; U10-6C					

	INCHES		MILLIMETERS		
D1	0.107	0.124	2.73	3.16	
D2	0.108	0.124	2.75	3.14	
E1	0.109	0.122	2.78	3.11	
E2	0.109	0.123	2.77	3.12	
Pkg Codes: U10-2; U10-2C					

NOTES:

NUILS:

1. D&E DO NOT INCLUDE MOLD FLASH.

2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm (.006").

3. CONTROLLING DIMENSION: MILLIMETERS.

4. COMPLIES TO JEDEC MO-187, LATEST REVISION, VARIATION BA.

5. MARKING SHOWN IS FOR PKG. ORIENTATION ONLY.

6. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PWFREE (+) PKG. CODES.

-DRAWING NOT TO SCALE-



Maxim Integrated | 24 www.maximintegrated.com

MAX17551

60V, 50mA, Ultra-Small, High-Efficiency Synchronous Step-Down DC-DC Converter with 22µA No-Load Supply Current

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/14	Initial release	_
1	3/15	Updated to include additional Typical Application Characteristics graphs	2, 6, 9, 15, 18–19
2	9/17	Updated to include additional Typical Application Characteristics graphs	18–19
3	1/21	Added Package Outline Drawings	21–24

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.