

Technical documentation



Support & training



TPS61022 SLVSDX7D – JANUARY 2019 – REVISED JULY 2021

TPS61022 8-A Boost Converter with 0.5-V Ultra-low Input Voltage

1 Features

- Input voltage range: 0.5 V to 5.5 V
- 1.8-V minimum input voltage for start-up
- Output voltage setting range: 2.2 V to 5.5 V
- Two 12-mΩ (LS) / 18-mΩ (HS) MOSFETs
- 8-A valley switching current limit
- + 94.7% efficiency at V_{IN} = 3.6 V, V_{OUT} = 5 V and I_{OUT} = 3 A
- 1-MHz switching frequency when $V_{IN} > 1.5$ V and 0.6-MHz switching frequency when $V_{IN} < 1$ V
- ±2.5% reference voltage accuracy over –40°C to +125°C
- Pin-selectable auto PFM operation mode or forced PWM operation mode at light load
- Pass-through mode when V_{IN} > V_{OUT}
- True disconnection between input and output during shutdown
- Output overvoltage and thermal shutdown protections
- Output short-circuit protection
- 2-mm × 2-mm VQFN 7-pin package

2 Applications

- USB port
- Supercap backup
- GPRS power supply

3 Description

The TPS61022 provides a power supply solution for portable equipment and IoT devices powered by various batteries and super capacitors. The TPS61022 has minimum 6.5-A valley switch current limit over full temperature range. With a wide input voltage range of 0.5 V to 5.5 V, the TPS61022 supports supercapacitor backup power applications, which may deeply discharge the supercapacitor.


The TPS61022 operates at 1-MHz switching frequency when the input voltage is above 1.5 V. the switching frequency decreases gradually to 0.6 MHz when the input voltage is below 1.5 V down to 1 V. A MODE pin sets the TPS61022 operating either in power-save mode or forced PWM mode in light load condition. The TPS61022 only consumes a 26- μ A quiescent current from V_{OUT} in light load condition. During shutdown, the load is completely disconnected from the input power. The TPS61022 has 5.7-V output overvoltage protection, output short-circuit protection, and thermal shutdown protection.

The TPS61022 offers a very small solution size with its 2-mm \times 2-mm VQFN package and minimum amount of external components.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TPS61022	VQFN (7)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addnedum at the end of the data sheet.



A ceramic output capacitor is needed and must be close to VOUT pin and GND pin of the TPS61022 Layout Example






Table of Contents

1 Features1	
2 Applications1	
3 Description1	
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	
6.1 Absolute Maximum Ratings4	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions4	
6.4 Thermal Information4	
6.5 Electrical Characteristics5	
6.6 Typical Characteristics6	
7 Detailed Description	
7.1 Overview	
7.2 Functional Block Diagram9	
7.3 Feature Description	
7.4 Device Functional Modes11	
8 Application and Implementation13	

8.1 Application Information	13
8.2 Typical Application	
8.3 System Examples	. 18
9 Power Supply Recommendations	
10 Layout	
10.1 Layout Guidelines	
10.2 Layout Example	
10.3 Thermal Considerations	
11 Device and Documentation Support	
11.1 Device Support	
11.2 Receiving Notification of Documentation Updates.	
11.3 Support Resources	
11.4 Trademarks	
11.5 Electrostatic Discharge Caution	
11.6 Glossary	
12 Mechanical, Packaging, and Orderable	
Information	.23

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (J	Changes from Revision C (June 2021) to Revision D (July 2021)		
 Added I_Q into VIN typical v 	alue	5	
	s from 5.5 V to 5.0 V		
• Changed I_{SD} , T_J maximum	value from 3.0 µA to 3.5 µA	5	
Changes from Revision B (J	anuary 2020) to Revision C (June 2021)	Page	

Changes from Revision B (January 2020) to Revision C (June 2021)

• Updated the numbering format for tables, figures, and cross-references throughout the document.1



5 Pin Configuration and Functions




Figure 5-1. 7-Pin VQFN with Thermal Pad RWU Package (Top View)

PIN		PIN I/O DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION
1	GND	PWR	Ground pin of the IC. The GND pad of output capacitor must be close to the GND pin. Layout example is shown in Layout Example.
2	SW	PWR	The switch pin of the converter. It is connected to the drain of the internal low-side power MOSFET and the source of the internal high-side power MOSFET.
3	VOUT	PWR	Boost converter output. The VOUT pad of output capacitor must be close to the VOUT pin. Layout example is shown in Layout Example.
4	FB	I	Voltage feedback of adjustable output voltage.
5	EN	I	Enable logic input. Logic high voltage enables the device. Logic low voltage disables the device and turns it into shutdown mode.
6	MODE	I	Operation mode selection in the light load condition. When it is connected to logic high voltage, the device works in forced PWM mode. When it is connected to logic low voltage, the device works in auto PFM mode.
7	VIN	I	IC power supply input.

Table 5-1. Pin Functions



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage range at terminals ⁽²⁾	VIN, EN, FB, MODE, SW, VOUT	-0.3	7	V
Operating junction temperature, T_J	-40	150	°C	
Storage temperature, T _{stg}	Storage temperature, T _{stg}		150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.
 JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with

(2) JEDEC document JEP 157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±500 V may actually have higher performance.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V	Input voltage range	Output voltage pre biased < 0.7V before start-up	0.5		4.8	V
V _{IN}	Input voltage range	Output voltage pre biased > 0.7V before start-up	0.5		5.5	V
V _{OUT}	V _{OUT} Output voltage setting range		2.2		5.5	V
L	_ Effective inductance range		0.33	1.0	2.9	μH
C _{IN}	N Effective input capacitance range		4.7	10		μF
		I _{OUT} >= 3A	30	30	1000	μF
C _{OUT}	Effective output capacitance range	1.5A < I _{OUT} < 3A	20	30	1000	μF
		I _{OUT} <= 1.5A	10	30	1000	μF
T _J Operating junction temperature		-40		125	°C	

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS61022	TPS61022	
		RWU (VQFN) - 7 PINS	RWU (VQFN) - 7 PINS	UNIT
		Standard	EVM ⁽²⁾	
R _{θJA}	Junction-to-ambient thermal resistance	108.2	50.9	°C/W
R _{θJC}	Junction-to-case thermal resistance	70.2	N/A	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	37.1	N/A	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.6	1.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	36.7	20.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) Measured on TPS61022EVM-034, 4-layer, 2oz copper 58mm×46mm PCB.



6.5 Electrical Characteristics


 $T_J = -40^{\circ}C$ to 125°C, $V_{IN} = 3.6$ V and $V_{OUT} = 5.0$ V. Typical values are at $T_J = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUP	PLY					
V _{IN}	Input voltage range		0.5		5.5	V
		V _{IN} rising at V _{OUT} = 0 V		1.7	1.8	V
VIN_UVLO	Under-voltage lockout threshold	V_{IN} rising at V_{OUT} > 2.2 V, T _J up to 85°C		1.3	1.6	V
		V _{IN} falling		0.4	0.5	V
	Quiescent current into VIN pin	IC enabled, No load, No switching V _{IN} = 1.8 V to 5.5 V, V _{FB} = V _{REF} + 0.1 V, T _J up to 85°C		0.9	3.0	μA
Q	Quiescent current into VOUT pin	IC enabled, No load, No switching V _{OUT} = 2.2 V to 5.5 V, V _{FB} = V _{REF} + 0.1 V, T _J up to 85°C		27	32	μA
		IC disabled, V_{IN} = 1.8 V to 5.0 V, T_J = 25°C		0.25	0.6	μA
I _{SD}	Shutdown current into VIN and SW pin	IC disabled, V_{IN} = 1.8 V to 5.0 V, T_J up to 85°C		0.25	3.5	μA
OUTPUT						
V _{OUT}	Output voltage setting range		2.2		5.5	V
	Deference voltage at the FD nin	PWM mode	585	600	615	mV
V _{REF}	Reference voltage at the FB pin	PFM mode	590	606		mV
V _{OVP}	Output over-voltage protection threshold	V _{OUT} rising	5.5	5.7	6.0	V
V _{OVP_HYS}	Over-voltage protection hysteresis			0.1		V
FB LKG	Leakage current at FB pin				20	nA
I _{VOUT_LKG}	Leakage current into VOUT pin	IC disabled, V _{IN} = 0 V, V _{SW} = 0 V, V _{OUT} = 5.5 V,T _J up to 85°C		1	3	μA
tss	Soft startup time	From active EN to VOUT regulation. $V_{IN} = 2.5 V, V_{OUT} = 5.0 V, C_{OUT_EFF} = 30 \mu F, I_{OUT} = 0$		700		μs
POWER SWI	тсн					
D	High-side MOSFET on resistance	V _{OUT} = 5.0 V		18		mΩ
R _{DS(on)}	Low-side MOSFET on resistance	V _{OUT} = 5.0 V		12		mΩ
,		V _{IN} = 3.6 V, V _{OUT} = 5.0 V, PWM mode		1.0		MHz
sw	Switching frequency	V _{IN} = 1.0 V, V _{OUT} = 5.0 V, PWM mode		0.6		MHz
OFF_min	Minimum off time			80	150	ns
LIM_SW	Valley current limit	V _{IN} = 3.6 V, V _{OUT} = 5.0 V	6.5	8	10	Α
I _{LIM_CHG}	Pre-charge current	V _{IN} = 1.8 - 4.8 V, V _{OUT} < 0.4 V	400	700		mA
I _{LIM_CHG_max}	Maximum pre-charge current	V _{IN} = 2.4 V, V _{OUT} > 0.4 V	2	2.4		А
	RFACE	•				
V _{EN_H}	EN logic high threshold	V _{IN} > 1.8 V or V _{OUT} > 2.2 V			1.2	
V _{EN_L}	EN logic low threshold	V _{IN} > 1.8 V or V _{OUT} > 2.2 V	0.35	0.42	0.45	V
V _{MODE_H}	MODE logic high threshold	V _{IN} > 1.8 V or V _{OUT} > 2.2 V		1.2		.,
V _{MODE_L}	MODE logic low threshold V _{IN} > 1.8 V or V _{OUT} > 2.2 V 0.4			V		
PROTECTIO	N	1			I	
T _{SD}	Thermal shutdown threshold	T _J rising		150		°C
T _{SD_HYS}	Thermal shutdown hysteresis	T _{.I} falling below T _{SD}		20		°C




6.6 Typical Characteristics

 V_{IN} = 3.6 V, V_{OUT} = 5 V, T_J = 25°C, unless otherwise noted








TPS61022 SLVSDX7D - JANUARY 2019 - REVISED JULY 2021



V_{IN}=1.8V V_{IN}=2.4V V_{IN}=3.6V V_{IN}=4.5V

120

150






7 Detailed Description

7.1 Overview

The TPS61022 synchronous step-up converter is designed to operate from an input voltage supply range between 0.5 V and 5.5 V with 6.5-A (minimum) valley switch current limit. The TPS61022 typically operates at a quasi-constant frequency pulse width modulation (PWM) at moderate to heavy load currents. The switching frequency is 1 MHz when the input voltage is above 1.5 V. The switching frequency reduces down to 0.6 MHz gradually when the input voltage goes down from 1.5 V to 1 V and keeps at 0.6 MHz when the input voltage is below 1 V. The MODE pin sets the TPS61022 converter operating in power-save mode with pulse frequency modulation (PFM) or forced PWM mode in light load conditions. During PWM operation, the converter uses adaptive constant on-time valley current mode control scheme to achieve excellent line regulation and load regulation and allows the use of a small inductor and ceramic capacitors. Internal loop compensation simplifies the design process while minimizing the number of external components.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Undervoltage Lockout

The TPS61022 has a built-in undervoltage lockout (UVLO) circuit to ensure the device working properly. When the input voltage is above the UVLO rising threshold of 1.8 V, the TPS61022 can be enabled to boost the output voltage. After the TPS61022 starts up and the output voltage is above 2.2 V, the TPS61022 works with input voltage as low as 0.5 V.

Copyright © 2021 Texas Instruments Incorporated



7.3.2 Enable and Soft Start

When the input voltage is above the UVLO rising threshold and the EN pin is pulled to a voltage above 1.2 V, the TPS61022 is enabled and starts up. At the beginning, the TPS61022 charges the output capacitors with a current of about 700 mA when the output voltage is below 0.4 V. When the output voltage is charged above 0.4 V, the output current is changed to having output current capability to drive 1- Ω resistance load. After the output voltage reaches the input voltage, the TPS61022 starts switching, and the output voltage ramps up further. The typical start-up time is 700 µs accounting from EN high to output reaching target voltage for the application with input voltage is 2.5 V, output voltage is 5 V, output effective capacitance is 30 µF and no load. When the voltage at the EN pin is below 0.4 V, the internal enable comparator turns the device into shutdown mode. In the shutdown mode, the device is entirely turned off. The output is disconnected from input power supply.

7.3.3 Switching Frequency

The TPS61022 switches at a quasi-constant 1-MHz frequency when the input voltage is above 1.5 V. When the input voltage is lower than 1.5 V, the switching frequency is reduced gradually to 0.6 MHz to improve the efficiency and get higher boost ratio. When the input voltage is below 1 V, the switching frequency is fixed at a quasi-constant 0.6 MHz.

7.3.4 Current Limit Operation

The TPS61022 uses a valley current limit sensing scheme. Current limit detection occurs during the off-time by sensing of the voltage drop across the synchronous rectifier.

When the load current is increased such that the inductor current is above the current limit within the whole switching cycle time, the off-time is increased to allow the inductor current to decrease to this threshold before the next on-time begins (so called frequency fold-back mechanism). When the current limit is reached, the output voltage decreases during further load increase.

The maximum continuous output current ($I_{OUT(LC)}$), before entering current limit (CL) operation, can be defined by Equation 1.

$$I_{OUT(CL)} = (1 - D) \times \left(I_{LIM} + \frac{1}{2} \Delta I_{L(P-P)} \right)$$

where

- D is the duty cycle
- $\Delta I_{L(P-P)}$ is the inductor ripple current

The duty cycle can be estimated by Equation 2.

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}}$$

where

- V_{OUT} is the output voltage of the boost converter
- V_{IN} is the input voltage of the boost converter
- η is the efficiency of the converter, use 90% for most applications

The peak-to-peak inductor ripple current is calculated by Equation 3.

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times D}{L \times f_{SW}}$$

where

- L is the inductance value of the inductor
- f_{SW} is the switching frequency

Copyright © 2021 Texas Instruments Incorporated

(1)

(2)



- D is the duty cycle
- V_{IN} is the input voltage of the boost converter

7.3.5 Pass-Through Operation

When the input voltage is higher than the setting output voltage, the output voltage is higher than the target regulation voltage. When the output voltage is 101% of the setting target voltage, the TPS61022 stops switching and fully turns on the high-side PMOS FET. The device works in pass-through mode. The output voltage is the input voltage minus the voltage drop across the DCR of the inductor and the $R_{DS(on)}$ of the PMOS FET. When the output voltage drops below the 97% of the setting target voltage as the input voltage declines or the load current increases, the TPS61022 resumes switching again to regulate the output voltage.

7.3.6 Overvoltage Protection

The TPS61022 has an output overvoltage protection (OVP) to protect the device if the external feedback resistor divider is wrongly populated. When the output voltage is above 5.7 V typically, the device stops switching. Once the output voltage falls 0.1 V below the OVP threshold, the device resumes operating again.

7.3.7 Output Short-to-Ground Protection

The TPS61022 starts to limit the output current when the output voltage is below 1.8 V. The lower the output voltage reaches, the smaller the output current is. When the VOUT pin is short to ground, and the output voltage becomes less than 0.4 V, the output current is limited to approximate 700 mA. Once the short circuit is released, the TPS61022 goes through the soft start-up again to the regulated output voltage.

7.3.8 Thermal Shutdown

The TPS61022 goes into thermal shutdown once the junction temperature exceeds 150°C. When the junction temperature drops below the thermal shutdown recovery temperature, typically 130°C, the device starts operating again.

7.4 Device Functional Modes

The TPS61022 operates at a quasi-constant frequency pulse width modulation (PWM) in moderate-to heavy load condition. Based on the input voltage to output voltage ratio, a circuit predicts the required on-time of the switching cycle. At the beginning of each switching cycle, the low-side NMOS FET switch, shown in *Functional Block Diagram*, is turned on. The input voltage is applied across the inductor and the inductor current ramps up. In this phase, the output capacitor is discharged by the load current. When the on-time expires, the main switch NMOS FET is turned off, and the rectifier PMOS FET is turned on. The inductor transfers its stored energy to replenish the output capacitor and supply the load. The inductor current declines because the output voltage is higher than the input voltage. When the inductor current hits a value that is the error amplifier's output, the next switching cycle starts again. The error amplifier compares the feedback voltage of the output voltage with an internal reference voltage; its output determines the inductor valley current in every switching cycle.

In light load condition, the TPS61022 implements two operation modes (power-save mode with PFM and forced PWM mode) to meet different application requirements. The operation modes are set by the status of the MODE pin. When the MODE pin is connected to logic low, the device works in the PFM mode. When the MODE pin is connected to logic high, the device works in the forced PWM mode.

7.4.1 Forced PWM Mode

In the forced PWM mode, the TPS61022 keeps the switching frequency constant in light load condition. When the load current decreases, the output of the internal error amplifier decreases as well to keep the inductor current down and deliver less power from input to output. When the output current further reduces, the current through the inductor decreases to zero during the off-time. The high-side P-MOSFET is not turned off even if the current through the MOSFET is zero. Thus, the inductor current changes its direction after it runs to zero. The power flow is from output side to input side. The efficiency is low in this mode. But with the fixed switching frequency, there is no audible noise and other problems which might be caused by low switching frequency in light load condition.



7.4.2 Power-Save Mode

The TPS61022 integrates a power-save mode with PFM to improve efficiency at light load. When the load current decreases, the inductor valley current set by the output of the error amplifier no longer regulates the output voltage. When the inductor valley current hits the low limit of 150 mA, the output voltage exceeds the setting voltage as the load current decreases further. When the FB voltage hits the PFM reference voltage, the TPS61022 goes into the power-save mode. In the power-save mode, when the FB voltage rises and hits the PFM reference voltage, the device continues switching for several cycles because of the delay time of the internal comparator — then it stops switching. The load is supplied by the output capacitor, and the output voltage declines. When the FB voltage falls below the PFM reference voltage, after the delay time of the comparator, the device starts switching again to ramp up the output voltage.




Figure 7-1. Output Voltage in PWM Mode and PFM Mode



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPS61022 is a synchronous boost converter designed to operate from an input voltage supply range between 0.5 V and 5.5 V with a minimum 6.5-A valley switch current limit. The TPS61022 typically operates at a quasi-constant 1-MHz frequency PWM at moderate-to-heavy load currents when the input voltage is above 1.5 V. The switching frequency changes to 0.6 MHz gradually with the input voltage changing from 1.5 V to 1 V for better efficiency and high step-up ratio. When the input voltage is below 1 V, the switching frequency is fixed at a quasi-constant 0.6 MHz. At light load currents, when the MODE pin is set to low logic level, the TPS61022 converter operates in power-save mode with PFM to achieve high efficiency over the entire load current range. When the MODE pin is set to high logic level, the TPS61022 converter operates in forced PWM mode to keep the switching frequency constant.

8.2 Typical Application

The TPS61022 provides a power supply solution for portable devices powered by batteries or backup applications powered by super-capacitors. With minimum 6.5-A switch current capability, the TPS61022 can output 5 V and 3 A from a single-cell Li-ion battery.




Figure 8-1. Li-ion Battery to 5-V Boost Converter

8.2.1 Design Requirements

The design parameters are listed in Table 8-1.

Table	8-1.	Design	Parameters
Iable	0-1.	Design	i al'allicici s

PARAMETERS	VALUES
Input voltage	2.7 V to 4.35 V
Output voltage	5 V
Output current	3 A
Output voltage ripple	±50 mV



8.2.2 Detailed Design Procedure

8.2.2.1 Setting the Output Voltage

The output voltage is set by an external resistor divider (R1, R2 in Li-ion Battery to 5-V Boost Converter). When the output voltage is regulated, the typical voltage at the FB pin is V_{REF} . Thus the resistor divider is determined by Equation 4.

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2$$

(4)

where

- V_{OUT} is the regulated output voltage
- V_{REF} is the internal reference voltage at the FB pin

For best accuracy, keep R2 smaller than 300 k Ω to ensure the current flowing through R2 is at least 100 times larger than the FB pin leakage current. Changing R2 towards a lower value increases the immunity against noise injection. Changing the R2 towards a higher value reduces the quiescent current for achieving highest efficiency at low load currents.

8.2.2.2 Inductor Selection

Because the selection of the inductor affects steady-state operation, transient behavior, and loop stability, the inductor is the most important component in power regulator design. There are three important inductor specifications, inductor value, saturation current, and dc resistance (DCR).

The TPS61022 is designed to work with inductor values between 0.33 μ H and 2.9 μ H. Follow Equation 5 to Equation 7 to calculate the inductor peak current for the application. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To have enough design margins, choose the inductor value with -30% tolerances, and low power-conversion efficiency for the calculation.

In a boost regulator, the inductor dc current can be calculated by Equation 5.

$$I_{L(DC)} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$
(5)

where

- V_{OUT} is the output voltage of the boost converter
- I_{OUT} is the output current of the boost converter
- V_{IN} is the input voltage of the boost converter
- η is the power conversion efficiency, use 90% for most applications

The inductor ripple current is calculated by Equation 6.

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times D}{L \times f_{SW}}$$

where

- D is the duty cycle, which can be calculated by Equation 2
- L is the inductance value of the inductor
- f_{SW} is the switching frequency
- V_{IN} is the input voltage of the boost converter

Therefore, the inductor peak current is calculated by Equation 7.

(6)



$$I_{L(P)} = I_{L(DC)} + \frac{\Delta I_{L(P-P)}}{2}$$
(7)

Normally, it is advisable to work with an inductor peak-to-peak current of less than 40% of the average inductor current for maximum output current. A smaller ripple from a larger valued inductor reduces the magnetic hysteresis losses in the inductor and EMI. But in the same way, load transient response time is increased. The saturation current of the inductor must be higher than the calculated peak inductor current. Table 8-2 lists the recommended inductors for the TPS61022.

PART NUMBER	L (µH)	DCR MAX (mΩ)	SATURATION CURRENT (A)	SIZE (LxWxH)	VENDOR		
XAL7030-102MEC	1	5.00	28	8 × 8 × 3.1	Coilcraft		
XAL6030-102MEC	1	6.18	23	6.36 × 6.56 × 3.1	Coilcraft		
XEL5030-102MEC	1	8.40	16.9	5.3 × 5.5 × 3.1	Coilcraft		
744316100	1	5.23	11.5	5.6 × 5.3 × 4.3	Wurth Elecktronik		

Table 8-2. Recommended Inductors for the TPS61022

8.2.2.3 Output Capacitor Selection

The output capacitor is mainly selected to meet the requirements for output ripple and loop stability. The ripple voltage is related to capacitor capacitance and its equivalent series resistance (ESR). Assuming a ceramic capacitor with zero ESR, the minimum capacitance needed for a given ripple voltage can be calculated by Equation 8.

$$C_{OUT} = \frac{I_{OUT} \times D_{MAX}}{f_{SW} \times V_{BIPPLE}}$$

where

- D_{MAX} is the maximum switching duty cycle
- V_{RIPPLE} is the peak-to-peak output ripple voltage
- I_{OUT} is the maximum output current
- f_{SW} is the switching frequency

The ESR impact on the output ripple must be considered if tantalum or aluminum electrolytic capacitors are used. The output peak-to-peak ripple voltage caused by the ESR of the output capacitors can be calculated by Equation 9.

$$V_{\text{RIPPLE}(\text{ESR})} = I_{L(P)} \times R_{\text{ESR}}$$

Take care when evaluating the derating of a ceramic capacitor under dc bias voltage, aging, and ac signal. For example, the dc bias voltage can significantly reduce capacitance. A ceramic capacitor can lose more than 50% of its capacitance at its rated voltage. Therefore, always leave margin on the voltage rating to ensure adequate capacitance at the required output voltage. Increasing the output capacitor makes the output ripple voltage smaller in PWM mode.

TI recommends using the X5R or X7R ceramic output capacitor in the range of $10-\mu$ F to $50-\mu$ F effective capacitance. The output capacitor affects the small signal control loop stability of the boost regulator. If the output capacitor is below the range, the boost regulator can potentially become unstable. Increasing the output capacitor makes the output ripple voltage smaller in PWM mode.

8.2.2.4 Loop Stability, Feedforward Capacitor Selection

When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable.

(9)



The load transient response is another approach to check the loop stability. During the load transient recovery time, V_{OUT} can be monitored for settling time, overshoot or ringing that helps judge the stability of the converters. Without any ringing, the loop has usually more than 45° of phase margin.

A feedforward capacitor (C3 in the Figure 8-2) in parallel with R1 induces a pair of zero and pole in the loop transfer function. By setting the proper zero frequency, the feedforward capacitor can increase the phase margin to improve the loop stability. For large output capacitance more than 40 μ F application, TI recommends a feedforward capacitor to set the zero frequency (f_{FFZ}) to 2 kHz. As for the input voltage lower than 2-V application, TI recommends setting the zero frequency (f_{FFZ}) to 20 kHz when the effective output capacitance is less than 40 μ F. The value of the feedforward capacitor can be calculated by Equation 10.

$$C3 = \frac{1}{2\pi \times f_{FFZ} \times R1}$$
(10)

where

- R1 is the resistor between the VOUT pin and FB pin
- f_{FFZ} is the zero frequency created by the feedforward capacitor





Figure 8-2. TPS61022 Circuit With Feedforward Capacitor

8.2.2.5 Input Capacitor Selection

Multilayer X5R or X7R ceramic capacitors are excellent choices for input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors must be located as close as possible to the device. While a 10-µF input capacitor is sufficient for most applications, larger values may be used to reduce input current ripple without limitations. Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. In this circumstance, place additional bulk capacitance (tantalum or aluminum electrolytic capacitor) between ceramic input capacitor and the power source to reduce ringing that can occur between the inductance of the power source leads and ceramic input capacitor.




8.2.3 Application Curves



TPS61022 SLVSDX7D – JANUARY 2019 – REVISED JULY 2021





8.3 System Examples

For those applications with input voltage higher than 4.8 V, TI suggests adding a diode between the VIN pin and the VOUT pin to pre-bias the output before the TPS61022 is enabled. As an example shown in Figure 8-13, the input voltage is from a USB port in the range of 4.5 V to 5.25 V. The target output voltage is 5 V to 5.25 V.




Figure 8-13. TPS61022 Circuit for V_{IN} > 4.8-V Application



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 0.5 V to 5.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A typical choice is a tantalum or aluminum electrolytic capacitor with a value of 100 μ F. Output current of the input power supply must be rated according to the supply voltage, output voltage, and output current of the TPS61022.




10 Layout

10.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If the layout is not carefully done, the regulator could suffer from instability and noise problems. To maximize efficiency, switch rise and fall time are very fast. To prevent radiation of high frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling. The input capacitor needs not only to be close to the VIN pin, but also to the GND pin in order to reduce input supply ripple.

The most critical current path for all boost converters is from the switching FET, through the rectifier FET, then the output capacitors, and back to ground of the switching FET. This high current path contains nanosecond rise and fall time and must be kept as short as possible. Therefore, the output capacitor not only must be close to the VOUT pin, but also to the GND pin to reduce the overshoot at the SW pin and VOUT pin.



10.2 Layout Example

Note: A ceramic output capacitor is needed and must be close to VOUT pin and GND pin of the TPS61022

Figure 10-1. Layout Example

10.3 Thermal Considerations

Restrict the maximum IC junction temperature to 125° C under normal operating conditions. Calculate the maximum allowable dissipation, $P_{D(max)}$, and keep the actual power dissipation less than or equal to $P_{D(max)}$. The maximum-power-dissipation limit is determined using Equation 11.



$$P_{D(max)} = \frac{125 - T_{A}}{R_{\theta,JA}}$$

(11)

where

- T_A is the maximum ambient temperature for the application
- R_{0JA} is the junction-to-ambient thermal resistance given in *Thermal Information*

The TPS61022 comes in a VQFN package. This package includes three power pads that improves the thermal capabilities of the package. The real junction-to-ambient thermal resistance of the package greatly depends on the PCB type, layout, and thermal pad connection. Using larger and thicker PCB copper for the power pads (GND, SW, and VOUT) to enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61022RWUR	ACTIVE	VQFN-HR	RWU	7	3000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	(1UNF, 2GZH)	Samples
TPS61022RWUT	ACTIVE	VQFN-HR	RWU	7	250	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	(1UNF, 2GZH)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

12-Apr-2023




Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61022RWUR	VQFN- HR	RWU	7	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61022RWUR	VQFN- HR	RWU	7	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61022RWUT	VQFN- HR	RWU	7	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61022RWUT	VQFN- HR	RWU	7	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Sep-2023



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61022RWUR	VQFN-HR	RWU	7	3000	210.0	185.0	35.0
TPS61022RWUR	VQFN-HR	RWU	7	3000	210.0	185.0	35.0
TPS61022RWUT	VQFN-HR	RWU	7	250	210.0	185.0	35.0
TPS61022RWUT	VQFN-HR	RWU	7	250	210.0	185.0	35.0

RWU0007A

PACKAGE OUTLINE

VQFN-HR - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




RWU0007A

EXAMPLE BOARD LAYOUT

VQFN-HR - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




RWU0007A

EXAMPLE STENCIL DESIGN

VQFN-HR - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated