



N-Channel Enhancement Mode Power MOSFET

Description

The RM50N60IP uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.



Schematic diagram



Pin assignment



TO-251 top view

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
50N60	RM50N60IP	TO-251	-	-	-

Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	50	A
Drain Current-Continuous($T_c=100^\circ\text{C}$)	$I_D(100^\circ\text{C})$	35	A
Pulsed Drain Current	I_{DM}	220	A
Maximum Power Dissipation	P_D	80	W
Derating factor		0.53	$\text{W}/^\circ\text{C}$
Single pulse avalanche energy (Note 5)	E_{AS}	115	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	°C

Thermal Characteristic

Thermal Resistance,Junction-to-Case ^(Note 2)	R _{θJC}	1.88	°C/W
---	------------------	------	------

Electrical Characteristics ($T_c=25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	60	70	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=60\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.5	2.0	2.5	V
Drain-Source On-State Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=20\text{A}$	-	16	20	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{\text{DS}}=25\text{V}, I_{\text{D}}=20\text{A}$	24	-	-	S
Dynamic Characteristics ^(Note 4)						
Input Capacitance	C_{iss}	$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}, F=1.0\text{MHz}$	-	900	-	PF
Output Capacitance	C_{oss}		-	104	-	PF
Reverse Transfer Capacitance	C_{rss}		-	33	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}}=30\text{V}, I_{\text{D}}=2\text{A}, R_{\text{L}}=15\Omega$ $V_{\text{GS}}=10\text{V}, R_{\text{G}}=2.5\Omega$	-	25	-	nS
Turn-on Rise Time	t_r		-	5	-	nS
Turn-Off Delay Time	$t_{\text{d(off)}}$		-	50	-	nS
Turn-Off Fall Time	t_f		-	6	-	nS
Total Gate Charge	Q_g	$V_{\text{DS}}=30\text{V}, I_{\text{D}}=50\text{A}, V_{\text{GS}}=10\text{V}$	-	30	-	nC
Gate-Source Charge	Q_{gs}		-	10	-	nC
Gate-Drain Charge	Q_{gd}		-	5	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V_{SD}	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=40\text{A}$	-		1.2	V
Diode Forward Current ^(Note 2)	I_{S}		-	-	50	A
Reverse Recovery Time	t_{rr}	$T_J = 25^\circ\text{C}, IF = 40\text{A}$ $dI/dt = 100\text{A}/\mu\text{s}$ ^(Note 3)	-	50	-	nS
Reverse Recovery Charge	Q_{rr}		-	100	-	nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition: $T_j=25^\circ\text{C}, V_{\text{DD}}=30\text{V}, V_{\text{G}}=10\text{V}, L=0.5\text{mH}, R_g=25\Omega$

Test Circuit


1) E_{AS} Test Circuit









2) Gate Charge Test Circuit



3) Switch Time Test Circuit



RATING AND CHARACTERISTICS CURVES (RM50N60IP)



RATING AND CHARACTERISTICS CURVES (RM50N60IP)




Figure 7 Capacitance vs Vds




Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 $V_{GS(th)}$ vs Junction Temperature





Figure 11 Normalized Maximum Transient Thermal Impedance

TO-251 Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.200	2.400	0.087	0.094
A1	1.050	1.350	0.042	0.054
B	1.350	1.650	0.053	0.065
b	0.500	0.700	0.020	0.028
b1	0.700	0.900	0.028	0.035
c	0.430	0.580	0.017	0.023
c1	0.430	0.580	0.017	0.023
D	6.350	6.650	0.250	0.262
D1	5.200	5.400	0.205	0.213
E	5.400	5.700	0.213	0.224
e	2.300 TYP		0.091 TYP	
e1	4.500	4.700	0.177	0.185
L	7.500	7.900	0.295	0.311

DISCLAIMER NOTICE

Rectron Inc reserves the right to make changes without notice to any product specification herein, to make corrections, modifications, enhancements or other changes. Rectron Inc or anyone on its behalf assumes no responsibility or liability for any errors or inaccuracies. Data sheet specifications and its information contained are intended to provide a product description only. "Typical" parameters which may be included on RECTRON data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. Rectron Inc does not assume any liability arising out of the application or use of any product or circuit.

Rectron products are not designed, intended or authorized for use in medical, life-saving implant or other applications intended for life-sustaining or other related applications where a failure or malfunction of component or circuitry may directly or indirectly cause injury or threaten a life without expressed written approval of Rectron Inc. Customers using or selling Rectron components for use in such applications do so at their own risk and shall agree to fully indemnify Rectron Inc and its subsidiaries harmless against all claims, damages and expenditures.