

512K x 8 CMOS STATIC RAM MODULE

IDT7M4048

FEATURES:

- · High-density 4 megabit CMOS Static RAM module
- Equivalent to the JEDEC standard for future monolithic 512K x 8 StaticRAMs
- Fast access time: 25ns (max.)
- Surface mounted LCCs (leadless chip carriers) on a 32pin, 600 mil ceramic DIP substrate
- Single 5V (±10%) power supply
- Inputs/outputs directly TTL-compatible

DESCRIPTION:


The IDT7M4048 is a 4 megabit (512K x 8) CMOS Static RAM module constructed on a co-fired ceramic substrate using four 1 Megabit StaticRAMs and a decoder. The IDT7M4048 is available with access times as fast as 25ns.

The IDT7M4048 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 4 megabits into the JEDEC DIP footprint.

All inputs and outputs of the IDT7M4048 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology Inc.

MILITARY TEMPERATURE RANGE

@1996 Integrated Device Technology, Inc.

DECEMBER 1995

PIN CONFIGURATION



2822 drw 02

DIP TOP VIEW

TRUTH TABLE

INVITIABLE							
Mode	CS	ŌĒ	WE	Output	Power		
Standby	Н	Х	Х	High-Z	Standby		
Read	L	L	Н	Dоит	Active		
Read	L	Н	Н	High-Z	Active		
Write	Ĺ	Х	L	Din	Active		

2822 tbl 01

2822 tbl 02

2822 tbl 03

CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

VAI AV		<u> </u>	1		
Symbol	Parameter	Conditions	Тур.	Unit	
CIN	Input Capacitance	VIN = 0V	50	рF	
CIN(C)	Input Capacitance (CS)	VIN = 0V	10	рF	
Cout	Output Capacitance	Vout = 0V	40	pF	

NOTE:

1. This parameter is guaranteed by design, but not tested.

RECOMMENDED DC OPERATING CONDITIONS

TEOOMINE TEED DO OF ELIVERING SOLUTIONS							
Symbol	Parameter	Min.	Тур.	Max.	Unit		
Vcc	Supply Voltage	4.5	5	5.5	٧		
GND	Supply Voltage	0	0	0	٧		
ViH	Input High Voltage	2.2	_	6	٧		
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧		

NOTE:

1. VIL = -1.5V for pulse width less than 10ns.

PIN NAMES

1/00-7	Data Inputs/Outputs
A0-18	Addresses
<u>CS</u>	Chip Select
WE	Write Enable
ŌĒ	Output Enable
Vcc	Power
GND	Ground

2822 tbl 04

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Та	Operating Temperature	-55 to +125	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
Тѕтс	Storage Temperature	-65 to +160	°C
lout	DC Output Current	50	mA

NOTE:

2822 tbl 05

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥V	5V ± 10%

2822 tbl 06

DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$


			7M4048SxxCB		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
IIul	Input Leakage	Vcc = Max., Vin = GND to Vcc	_	20	μА
litol	Output Leakage	Vcc = Max., \overline{CS} = ViH, Vout = GND to Vcc		20	μА
Vol	Output Low Voltage	Vcc = Min., IoL = 8mA		0.4	v
Vон	Output High Voltage	Vcc = Min., IoH = -4mA	2.4	_	l v
Icc	Dynamic Operating Current	Vcc = Max., CS ≤ ViL; f = fMAX, Outputs Open	_	300	mA
ISB	Standby Supply Current (TTL Levels)	CS ≥ VIH, Vcc = Max., f = fMAX, Outputs Open	_	160	mA
ISB1	Full Standby Supply Current (CMOS Levels)	CS ≥ Vcc - 0.2V, Vin ≥ Vcc - 0.2V or ≤ 0.2V, Vcc = Max., f = 0, Outputs Open		85	mA

2822 tol 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2822 tbl 08



* Including scope and jig capacitances

Figure 1. Output Load

Figure 2. Output Load (for tolz, tchz, tohz, twhz, tow and tclz)

AC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V + 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$

		7M4048SxxCB					l	
			25 ⁽³⁾	-30		-35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle		,					
tRC	Read Cycle Time	25	<u> </u>	30		35		ns
taa	Address Access Time		25		30		35	ns
tacs	Chip Select Access Time		25		30		35	ns
tOE	Output Enable to Output Valid		12		15	_	15	ns
tonz ⁽¹⁾	Output Disable to Output in High-Z		12		12		15	ns
toLZ ⁽¹⁾	Output Enable to Output in Low-Z	0	<u> </u>	0		0		ns
tcLZ ⁽¹⁾	Chip Select to Output in Low-Z	5	<u> </u>	5		5		ns
tcHZ ⁽¹⁾	Chip Deselect to Output in High-Z		14	_	16		20	ns
tóн	Output Hold from Address Change	3	<u>l – </u>	٠3		3	<u> </u>	ns
teu ⁽¹⁾	Chip Select to Power-Up Time	0		0		0	<u> </u>	ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time	_	25		30	_	35	ns
Write Cy	cle							
twc	Write Cycle Time	25		30		35		ns
twp	Write Pulse Width	17	<u> </u>	20		25	<u> </u>	ns
tas ⁽²⁾	Address Set-up Time	3	<u> </u>	3	<u> </u>	3		ns
taw	Address Valid to End-of-Write	20		25		30	<u> </u>	ns
tcw	Chip Select to End-of-Write	20	<u> </u>	25	<u>l – </u>	30	<u> </u>	ns
tow	Data to Write Time Overlap	15		17		20	<u> </u>	ns
tDH ⁽²⁾	Data Hold Time	0	<u>l – </u>	0		0		ns
twR ⁽²⁾	Write Recovery Time	0		0	<u> </u>	0		ns
twHZ ⁽¹⁾	Write Enable to Output in High-Z		15		15		15	ns
tow ⁽¹⁾	Output Active from End-of-Write	3		3	_	3	_	ns


NOTES:

This parameter is guaranteed by design, but not tested.
 tAS = Ons for CS controlled write cycles. tDH, tWR = 3ns for CS controlled write cycles.


3. Preliminary specifications only.

2822 tbl 09


TIMING WAVEFORM OF READ CYCLE NO. 1(1)



TIMING WAVEFORM OF READ CYCLE NO. 2(1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 3(1, 3, 4)




NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, CS = VIL.
- Address valid prior to or coincident with CS transition low.
 OE = Vil.
- 5. Transition is measured ±200mV from steady state. This parameter is guranateed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 7)





TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)




- 1. WE or CS must be HIGH during all address transitions.
- A write occurs during the overlap (twe) of a LOW \overline{CS} and a LOW \overline{WE}.
 twn is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of write cycle.
- During this period, I/O pins are in the output state, and input signals must not be applied.
 If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high-impedance state.
- Transition is measured ±200mV from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested. 7. During a WE controlled write cycle, the write pulse width must be the larger of two or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

PACKAGE DIMENSIONS








BOTTOM VIEW

SIDE VIEW

2822 drw 10

ORDERING INFORMATION



7.12

2822 drw 11