Dual JK flip-flop with set and reset; negative-edge triggerRev. 3 — 9 August 2016Product data set

Product data sheet

General description 1.

The 74HC112; 74HCT112 is a dual negative-edge triggered JK flip-flop. It features individual J and K inputs, clock (nCP) set (nSD) and reset (nRD) inputs. It also has complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

2. Features and benefits

- Input levels:
 - For 74HC112: CMOS level
 - For 74HCT112: TTL level
- Asynchronous set and reset
- Specified in compliance with JEDEC standard no. 7A
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from –40 °C to +85 °C and from –40 °C to +125 °C

Ordering information 3.


Ordering information Table 1.


Type number	Package			
	Temperature range	Name	Description	Version
74HC112D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HCT112D	-			
74HC112DB	-40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width	SOT338-1
74HCT112DB			5.3 mm	
74HC112PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1
74HCT112PW			body width 4.4 mm	



Dual JK flip-flop with set and reset; negative-edge trigger

4. Functional diagram






Dual JK flip-flop with set and reset; negative-edge trigger

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1CP, 2CP	1, 13	clock input (HIGH-to-LOW; edge-triggered)
1K, 2K	2, 12	data input
1J, 2J	3, 11	data input
1SD, 2SD	4, 10	set input (active LOW)
1Q, 2Q	5, 9	true flip-flop output
1 <u>Q</u> , 2 <u>Q</u>	6, 7	complement flip-flop output
GND	8	ground (0 V)
1RD, 2RD	15, 14	reset input (active LOW)
V _{CC}	16	supply voltage

Dual JK flip-flop with set and reset; negative-edge trigger

6. Functional description

Table 3.Function selection^[1]

Operating modes	Input	Input								
	nSD	nRD	nCP	nJ	nK	nQ	nQ			
Asynchronous set	L	Н	Х	Х	Х	Н	L			
Asynchronous reset	Н	L	Х	Х	Х	L	Н			
Undetermined	L	L	Х	Х	Х	Н	L			
Toggle	Н	Н	\downarrow	h	h	q	q			
Load 0 (reset)	Н	Н	\downarrow	I	h	L	Н			
Load 1 (set)	Н	Н	\downarrow	h	I	Н	L			
Hold no change	Н	Н	\downarrow	I	I	q	q			

[1] If $n\overline{S}D$ and $n\overline{R}D$ simultaneously go from LOW-to-HIGH, the output states are unpredictable.

H = HIGH voltage level

h=HIGH voltage level one set-up time before the HIGH-to-LOW clock transition

L = LOW voltage level

I = LOW voltage level one set-up time before the HIGH-to-LOW clock transition

q = lowercase letters indicate the state of the referenced output one set-up time before the HIGH-to-LOW clock transition

X = don't care

 \downarrow = HIGH-to-LOW clock transition

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		-	±20	mA
I _{OK}	output clamping current	$V_O < -0.5$ V or $V_O > V_{CC}$ + 0.5 V		-	±20	mA
lo	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$		-	±25	mA
I _{CC}	supply current			-	+50	mA
I _{GND}	ground current			-50	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	SO16 and (T)SSOP16 packages	<u>[1]</u>	-	500	mW

[1] For SO16 packages: above 70 °C, the value of P_{tot} derates linearly with 8 mW/K.

For (T)SSOP16 packages: above 60 °C, the value of P_{tot} derates linearly with 5.5 mW/K.

Dual JK flip-flop with set and reset; negative-edge trigger

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Conditions 74HC112		7	Unit			
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C	;	–40 °C t	o +85 °C	–40 °C to	o +125 ℃	Unit
			Min	Тур	Max	Min	Max	Min	Max	-
74HC112	2		1			1	1	1	1	1
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = -20 \ \mu A; V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -20 \ \mu A; V_{CC} = 4.5 \ V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -20 \ \mu A; V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = 20 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 20 \ \mu A; V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 20 \ \mu A; V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
lı	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1	-	±1	μA
I _{CC}	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 6.0 \ V \end{array}$	-	-	4.0	-	40	-	80	μA

Dual JK flip-flop with set and reset; negative-edge trigger

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C	;	–40 °C t	o +85 °C	–40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
Cı	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT1	12									
V _{IH}	HIGH-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_{O} = 20 \ \mu A; V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 5.5 V	-	0.15	0.26	-	0.33	-	0.4	V
I _I	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1	-	±1	μA
I _{CC}	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 5.5 \ V \end{array}$	-	-	4.0	-	40	-	80	μA
Δl _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 V$; other inputs at V_{CC} or GND; $V_{CC} = 4.5 V$ to 5.5 V								
		nSD inputs	-	50	180	-	225	-	245	μA
		nK inputs	-	60	216	-	270	-	294	μA
		nRD inputs	-	65	236	-	293	-	319	μA
		nJ, and nCP inputs	-	100	360	-	450	-	490	μA
Cı	input capacitance		-	3.5	-	-	-	-	-	pF

Dual JK flip-flop with set and reset; negative-edge trigger

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see Figure 8.

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C t	o +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	Min	Max	-
74HC112	2					1	1	1	1	
t _{pd}	propagation	nCP to nQ; see Figure 6								
	delay	V _{CC} = 2.0 V	-	55	175	-	220	-	265	ns
		V _{CC} = 4.5 V	-	20	35	-	44	-	53	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	17	-	-	-	-	-	ns
		$V_{\rm CC} = 6.0 \ V$	-	16	30	-	37	-	45	ns
		nCP to nQ; see Figure 6								-
		V _{CC} = 2.0 V	-	55	175	-	220	-	265	ns
		V _{CC} = 4.5 V	-	20	35	-	44	-	53	ns
		V _{CC} = 5 V; C _L = 15 pF	-	17	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	16	30	-	37	-	45	ns
		nRD to nQ, nQ; see Figure 7								
		$V_{CC} = 2.0 V$	-	58	180	-	225	-	270	ns
		$V_{CC} = 4.5 V$	-	21	36	-	45	-	54	ns
		V _{CC} = 5 V; C _L = 15 pF	-	18	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$	-	17	31	-	38	-	46	ns
		\overline{nSD} to nQ, \overline{nQ} ; see Figure 7								
		$V_{CC} = 2.0 V$	-	50	155	-	295	-	235	ns
		V _{CC} = 4.5 V	-	18	31	-	39	-	47	ns
		V _{CC} = 5 V; C _L = 15 pF	-	15	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$	-	14	26	-	33	-	40	ns
t _t	transition	nQ, nQ; see Figure 6 [3]								
	time	$V_{CC} = 2.0 V$	-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 V$	-	6	13	-	16	-	19	ns
tw	pulse width	nCP HIGH or LOW; see Figure 6								
		$V_{CC} = 2.0 V$	80	22	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$	14	6	-	17	-	20	-	ns
		nSD, nRD LOW; see Figure 7								
		$V_{CC} = 2.0 V$	80	22	-	100	-	120	-	ns
		$V_{CC} = 4.5 V$	16	8	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$	14	6	-	17	_	20	-	ns

74HC112; 74HCT112

Dual JK flip-flop with set and reset; negative-edge trigger

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C t	o +125 °C	Unit
			Min	Typ <mark>[1]</mark>	Max	Min	Max	Min	Max	
t _{rec}	recovery time	nRD to nCP; see Figure 7								
		V _{CC} = 2.0 V	80	22	-	125	-	150	-	ns
		V _{CC} = 4.5 V	16	8	-	25	-	30	-	ns
		V _{CC} = 6.0 V	14	6	-	21	-	26	-	ns
		$n\overline{S}D$ to $n\overline{CP}$; see Figure 7								
		V _{CC} = 2.0 V	80	–19	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	-7	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	-6	-	17	-	20	-	ns
t _{su}	set-up time	nJ and nK to n CP ; see <u>Figure 6</u>								
		V _{CC} = 2.0 V	80	19	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	7	-	20	-	24	-	ns
		$V_{\rm CC} = 6.0 \ V$	14	6	-	17	-	20	-	ns
t _h	hold time	nJ and nK to n CP ; see <u>Figure 6</u>								
		V _{CC} = 2.0 V	0	-11	-	0	-	0	-	ns
		V _{CC} = 4.5 V	0	-4	-	0	-	0	-	ns
		V _{CC} = 6.0 V	0	-3	-	0	-	0	-	ns
f _{max}	maximum	nCP; see <u>Figure 6</u>								
	frequency	V _{CC} = 2.0 V	6	20	-	4.8	-	4.0	-	MHz
		V _{CC} = 4.5 V	30	60	-	24	-	20	-	MHz
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	66	-	-	-	-	-	MHz
		V _{CC} = 6.0 V	35	71	-	28	-	24	-	MHz
C _{PD}	power dissipation capacitance	$\begin{array}{ll} C_L = 50 \text{ pF}; \text{ f} = 1 \text{ MHz}; & \stackrel{[4]}{}\\ V_I = \text{GND to } V_{CC} & \end{array}$	-	27	-			-	-	pF

Table 7. Dynamic characteristics ... continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see Figure 8.

74HC112; 74HCT112

Dual JK flip-flop with set and reset; negative-edge trigger

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C t	o +125 °C	Unit
			Min	Typ[1]	Max	Min	Max	Min	Max	_
74HCT1	12			1	1	1	-			
t _{pd}	propagation	nCP to nQ; see Figure 6	1							
	delay	V _{CC} = 4.5 V	-	21	35	-	44	-	53	ns
		V _{CC} = 5 V; C _L = 15 pF	-	19	-	-	-	-	-	ns
		$n\overline{CP}$ to $n\overline{Q}$; see <u>Figure 6</u>	1							
		V _{CC} = 4.5 V	-	23	40	-	50	-	60	ns
		V _{CC} = 5 V; C _L = 15 pF	-	19	-	-	-	-	-	ns
		nRD to nQ, nQ; see <u>Figure 7</u>								
		V _{CC} = 4.5 V	-	22	37	-	46	-	56	ns
		V _{CC} = 5 V; C _L = 15 pF	-	19	-	-	-	-	-	ns
		nSD to nQ, nQ; see Figure 7								
		V _{CC} = 4.5 V	-	18	32	-	40	-	48	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	15	-	-	-	-	-	ns
t _t	transition	nQ, nQ; see <u>Figure 6</u>	1							
	time	V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
tw	pulse width	nCP HIGH or LOW; see <u>Figure 6</u>								
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		nSD, nRD LOW; see <u>Figure 7</u>								
		V _{CC} = 4.5 V	18	10	-	23	-	27	-	ns
t _{rec}	recovery time	nRD to nCP; see Figure 7								
		V _{CC} = 4.5 V	20	11	-	25	-	30	-	ns
		nSD to nCP; see Figure 7								
		V _{CC} = 4.5 V	20	-8	-	25	-	30	-	ns
t _{su}	set-up time	nJ and nK to nCP; see <u>Figure 6</u>								
		V _{CC} = 4.5 V	16	7	-	20	-	24	-	ns
t _h	hold time	nJ and nK to nCP; see <u>Figure 6</u>								
		V _{CC} = 4.5 V	0	-7	-	0	-	0	-	ns
f _{max}	maximum	nCP; see Figure 6								
	frequency	V _{CC} = 4.5 V	30	64	-	24	-	20	-	MHz
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	70	-	-	-	-	-	MHz

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V): $C_1 = 50 \text{ pF}$ unless otherwise specified; for test circuit, see Figure 8.

Dual JK flip-flop with set and reset; negative-edge trigger

Table 7. Dynamic characteristics ... continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see <u>Figure 8</u>.

Symbol	Parameter	Conditions	25 °C		–40 °C to +85 °C		–40 °C to +125 °C		Unit	
			Min	Typ[1]	Max	Min	Max	Min	Max	
C _{PD}	power dissipation capacitance	$C_{L} = 50 \text{ pF}; \text{ f} = 1 \text{ MHz}; \qquad [4] \\ V_{I} = \text{GND to } V_{CC}$	-	30	-	-	-	-	-	pF

[1] All typical values are measured at $T_{amb} = 25 \text{ °C}$.

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] t_t is the same as t_{THL} and t_{TLH} .

 $\label{eq:CPD} \mbox{[4]} \quad \mbox{C}_{\mbox{PD}} \mbox{ is used to determine the dynamic power dissipation (P_D in μW)}.$

 $P_{D} = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \sum (C_L \times V_{CC}{}^2 \times f_o)$ where:

 $f_i = input frequency in MHz;$

 f_o = output frequency in MHz;

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;


N = number of inputs switching;

 $\sum (C_L \times V_{CC}{}^2 \times f_o) =$ sum of outputs.

10 of 20

Dual JK flip-flop with set and reset; negative-edge trigger

11. Waveforms



11 of 20

74HC112; 74HCT112

Dual JK flip-flop with set and reset; negative-edge trigger




Fig 7. Set and reset propagation delays, pulse widths and recovery time

Table 8. Measurement points

Туре	Input	Output
	V _M	V _M
74HC112	0.5V _{CC}	0.5V _{CC}
74HCT112	1.3 V	1.3 V

74HC112; 74HCT112

Dual JK flip-flop with set and reset; negative-edge trigger




Table 9. Test data

Туре	Input		Load	Test
	VI	t _r , t _f	CL	
74HC112	V _{CC}	6 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}
74HCT112	3 V	6 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}

74HC112; 74HCT112

Dual JK flip-flop with set and reset; negative-edge trigger

12. Package outline




Fig 9. Package outline SOT109-1 (SO16)

Dual JK flip-flop with set and reset; negative-edge trigger




Fig 10. Package outline SOT338-1 (SSOP16)

All information provided in this document is subject to legal disclaimers.

74HC_HCT112

Dual JK flip-flop with set and reset; negative-edge trigger




Fig 11. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

74HC_HCT112

Dual JK flip-flop with set and reset; negative-edge trigger

13. Abbreviations

Table 10. Abbreviations		
Acronym	Description	
CMOS	Complementary Metal Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
HBM	Human Body Model	
MM	Machine Model	
TTL	Transistor-Transistor Logic	

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT112 v.3	20160809	Product data sheet	-	74HC_HCT112_CNV v.2
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 			y with the new identity
	 Legal texts have been adapted to the new company name where appropriate. 			
	 Type numbers 74HC112N and 74HCT112N removed. 			
74HC_HCT112_CNV v.2	19980610	Product specification	-	-

Dual JK flip-flop with set and reset; negative-edge trigger

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2016. All rights reserved.

74HC HCT112

Dual JK flip-flop with set and reset; negative-edge trigger

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74HC112; 74HCT112

Dual JK flip-flop with set and reset; negative-edge trigger

17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning 3
5.2	Pin description 3
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics 7
11	Waveforms 11
12	Package outline 14
13	Abbreviations 17
14	Revision history 17
15	Legal information 18
15.1	Data sheet status 18
15.2	Definitions 18
15.3	Disclaimers
15.4	Trademarks 19
16	Contact information 19
17	Contents 20

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2016.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 9 August 2016 Document identifier: 74HC_HCT112