

# ±16.5kV ESD Protected, +125°C, 3.0V to 5.5V, SOT-23/TDFN Packaged, Low Power, RS-485/RS-422 Transmitters

# ISL3293E, ISL3294E, ISL3295E ISL3296E, ISL3297E, ISL3298E

The Intersil ISL3293E, ISL3294E, ISL3295E, ISL3296E, ISL3297E, ISL3298E are  $\pm 16.5 \text{kV}$  HBM ESD Protected (7kV IEC61000 contact), 3.0V to 5.5V powered, single transmitters for balanced communication using the RS-485 and RS-422 standards. These drivers have very low bus currents ( $\pm 40 \text{mA}$ ), so they present less than a "1/8 unit load" to the RS-485 bus. This allows more than 256 transmitters on the network without violating the RS-485 specification's 32 unit load maximum, and without using repeaters.

Hot Plug circuitry ensures that the Tx outputs remain in a high impedance state while the power supply stabilizes.

The ISL3293E, ISL3294E, ISL3296E, ISL3297E utilize slew rate limited drivers which reduce EMI, and minimize reflections from improperly terminated transmission lines, or from unterminated stubs in multidrop and multipoint applications. Drivers on the ISL3295E and ISL3298E are not limited, so they can achieve the 20Mbps data rate. All versions are offered in Industrial and Extended Industrial (-40°C to +125°C) temperature ranges.

A 26% smaller footprint is available with the ISL3296E, ISL3297E, ISL3298E's TDFN package. These devices also feature a logic supply pin  $(\mathsf{V}_L)$  that sets the switching points of the DE and DI inputs to be compatible with a lower supply voltage in mixed voltage systems.

For companion single RS-485 receivers in micro packages, please see the ISL3280E, ISL3281E, ISL3282E, ISL3283E, ISL3284E data sheet.

### **Features**

•	High ESD protection on RS-485 outputs	±16.5kV HBM
	- IEC61000-4-2 contact test method	±7kV
	- Class 3 ESD level on all other pins	>8kV HBM

- Specified for +125 °C operation ( $V_{CC} \le 3.6V$  only)
- Logic supply pin (V<sub>L</sub>) eases operation in mixed supply systems (ISL3296E through ISL3298E only)
- · Hot plug Tx outputs remain three-state during power-up
- Low Tx leakage allows >256 devices on the bus
- -7V to +12V common mode output voltage range  $(V_{CC} \le 3.6V \text{ only})$
- Current limiting and thermal shutdown for driver overload protection (V<sub>CC</sub> ≤ 3.6V only)
- · Tri-statable Tx outputs
- 5V tolerant logic inputs when V<sub>CC</sub> ≤5V
- Pb-free (RoHS compliant)

# **Applications**


- · Clock distribution
- · High node count systems
- · Space constrained systems
- Security camera networks
- · Building environmental control/lighting systems
- · Industrial/process control networks

### **TABLE 1. SUMMARY OF FEATURES**


PART NUMBER	FUNCTION	DATA RATE (Mbps)	SLEW-RATE LIMITED?	HOT PLUG?	V <sub>L</sub> PIN?	TX ENABLE? (Note 11)	MAXIMUM QUIESCENT I <sub>CC</sub> (μA)	LOW POWER SHUTDOWN?	PIN COUNT
ISL3293E	1 Tx	0.25	YES	YES	NO	YES	150	YES	6 Ld SOT
ISL3294E	1 Tx	0.5	YES	YES	NO	YES	150	YES	6 Ld SOT
ISL3295E	1 Tx	20	NO	YES	NO	YES	150	YES	6 Ld SOT
ISL3296E	1 Tx	0.25	YES	YES	YES	YES	150	YES	8 Ld TDFN
ISL3297E	1 Tx	0.5	YES	YES	YES	YES	150	YES	8 Ld TDFN
ISL3298E	1 Tx	20	NO	YES	YES	YES	150	YES	8 Ld TDFN

# **Pin Configurations**

ISL3293E, ISL3294E, ISL3295E (6 LD SOT-23) TOP VIEW



ISL3296E, ISL3297E, ISL3298E (8 LD TDFN) TOP VIEW



NOTE: BOTH GND PINS MUST BE CONNECTED

# **Ordering Information**

PART NUMBER (Notes 1, 2, 3)	PART MARKING (Note 4)	TEMP. RANGE (°C)	PACKAGE Tape and Reel (RoHS Compliant)	PKG. DWG.#
ISL3293EFHZ-T	293F	-40 to +125	6 Ld SOT-23	P6.064
ISL3293EIHZ-T	2931	-40 to +85	6 Ld S0T-23	P6.064
ISL3294EFHZ-T	294F	-40 to +125	6 Ld SOT-23	P6.064
ISL3294EIHZ-T	2941	-40 to +85	6 Ld SOT-23	P6.064
ISL3295EFHZ-T	295F	-40 to +125	6 Ld SOT-23	P6.064
ISL3295EIHZ-T	2951	-40 to +85	6 Ld SOT-23	P6.064
ISL3296EFRTZ-T	96F	-40 to +125	8 Ld TDFN	L8.2x3A
ISL3296EIRTZ-T	961	-40 to +85	8 Ld TDFN	L8.2x3A
ISL3297EFRTZ-T	97F	-40 to +125	8 Ld TDFN	L8.2x3A
ISL3297EIRTZ-T	971	-40 to +85	8 Ld TDFN	L8.2x3A
ISL3298EFRTZ-T	98F	-40 to +125	8 Ld TDFN	L8.2x3A
ISL3298EIRTZ-T	981	-40 to +85	8 Ld TDFN	L8.2x3A

### NOTES:

- 1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 2. Please refer to  $\underline{\text{TB347}}$  for details on reel specifications.
- For Moisture Sensitivity Level (MSL), please see product information page for ISL3293E, ISL3294E, ISL3295E, ISL3296E, ISL3297E, ISL3298E. For more information on MSL, please see tech brief TB363.
- 4. SOT-23 "PART MARKING" is branded on the bottom side.

### **Truth Tables**

TRANSMITTING						
INP	UTS	OUTI	PUTS			
DE ( <u>Note 11</u> )	DI	Z	Υ			
1	1	0	1			
1	0	1	0			
0	Х	High-Z *	High-Z *			


NOTE: \*Shutdown Mode

# **Pin Descriptions**


PIN NAME	FUNCTION
DE	Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high, and are high impedance when DE is low. If the driver enable function isn't needed, connect DE to $V_{CC}$ (or $V_L)$ through a $1 k\Omega$ to $3 k\Omega$ resistor.
DI	Driver input. A low on DI forces output Y low and output Z high. Similarly, a high on DI forces output Y high and output Z low.
GND	Ground connection. This is also the potential of the TDFN thermal pad.
Y	±15kV HBM, ±7kV IEC61000 (contact method) ESD Protected RS-485/422 level, noninverting transmitter output.
Z	±15kV HBM, ±7kV IEC61000 (contact method) ESD Protected RS-485/422 level, inverting transmitter output.
v <sub>cc</sub>	System power supply input (3.0V to 5.5V). On devices with a $\rm V_L$ pin powered from a separate supply, power-up $\rm V_{CC}$ first.
VL	Logic-Level supply which sets the V $_{IL}/V_{IH}$ levels for the DI and DE pins (ISL3296E, ISL3297E, ISL3298E only). If V $_{L}$ and V $_{CC}$ are different supplies, power-up this supply after V $_{CC}$ , and keep $V_{L} \leq V_{CC}$ .

# **Typical Operating Circuits**


### **NETWORK WITH ENABLES**



#### **NETWORK WITHOUT ENABLE**



### NETWORK WITH $V_L$ PIN FOR INTERFACING TO LOWER VOLTAGE LOGIC DEVICES



### **Absolute Maximum Ratings**

CC to GND0.3V to 7' L to GND (ISL3296E thru ISL3298E Only)0.3V to (V <sub>CC</sub> + 0.3V	
iput Voltages	
DI, DE	٧
utput Voltages	
Y, Z (V <sub>CC</sub> ≤ 3.6V)	٧
Y, Z (V <sub>CC</sub> > 3.6V)0.5V to V <sub>CC</sub> +0.5	٧
hort Circuit Duration	
Y, Z (V <sub>CC</sub> ≤ 3.6V) Continuou	ıs
Y, Z (V <sub>CC</sub> > 3.6V, Note 13) 1s at <300m/	Α
SD Rating See Specification Table	е

### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)	$\theta_{\text{JC}}$ (°C/W)
6 Ld SOT-23 Package (Note 5)	177	N/A
8 Ld TDFN Package (Notes 6, 7)	65	8
Maximum Junction Temperature (Plastic Pac	kage)	+150°C
Maximum Storage Temperature Range	6	5°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

### **Operating Conditions**

Temperature Range	
F Suffix (V <sub>CC</sub> ≤ 3.6V Only)	40°C to +125°C
I Suffix	40°C to +85°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 5.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief <u>TB379</u> for details.
- θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 7. For  $\theta_{\text{JC}}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

**Electrical Specifications**Test Conditions:  $V_{CC} = 3.0V$  to 5.5V;  $V_L = V_{CC}$  (ISL3296E, ISL3297E, ISL3298E only); Typicals are at  $T_A = +25$ °C; Unless Otherwise Specified. (Note 8)

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN ( <u>Note 12</u> )	TYP (Note 14)	MAX (Note 12)	UNITS
DC CHARACTERISTICS	1	1		II.		l	I.	
Driver Differential V <sub>OUT</sub>	V <sub>OD</sub>	$R_L = 100\Omega (RS-422)$	V <sub>CC</sub> ≥ 3.15V	Full	2	2.3	-	٧
		(Figure 1A)	V <sub>CC</sub> ≥ 4.5V	Full	3	3.8	-	٧
		$R_L = 54\Omega  (RS-485)$	V <sub>CC</sub> ≥ 3.0V	Full	1.5	2	V <sub>CC</sub>	٧
		( <u>Figure 1A</u> )	V <sub>CC</sub> ≥ 4.5V	Full	2.5	3.4	V <sub>CC</sub>	٧
		No Load		Full	-	-	V <sub>CC</sub>	
		$R_L = 60\Omega$ , $-7V \le V_{CM} \le$	12V ( <u>Figure 1B</u> )	Full	1.5	2, 3.4	-	٧
Change in Magnitude of Driver Differential V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OD</sub>	$R_L$ = 54Ω or 100Ω ( <u>Figure 1A</u> )		Full	-	0.01	0.2	V
Driver Common-Mode V <sub>OUT</sub>	V <sub>oc</sub>	$R_L$ = 54Ω or 100Ω (Figure 1A)	V <sub>CC</sub> ≤ 3.6V	Full	-	2	3	٧
			V <sub>CC</sub> ≤ 5.5V	Full	-	-	3.2	٧
Change in Magnitude of Driver Common-Mode V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OC</sub>	$R_L = 54\Omega$ or $100\Omega$ (Fig	ure 1A)	Full	-	0.01	0.2	V
Input High Voltage (DI, DE)	V <sub>IH1</sub>	V <sub>L</sub> = V <sub>CC</sub> if ISL3296E, ISL3297E, ISL3298E	V <sub>CC</sub> ≤ 3.6V	Full	2.2	-	-	٧
	V <sub>IH2</sub>		V <sub>CC</sub> ≤ 5.5V	Full	3	-	-	٧
	V <sub>IH3</sub> 2.7V ≤ V <sub>L</sub> < 3.0V (IS		296E, ISL3297E,	Full	2	-	-	V
	V <sub>IH4</sub>	$\begin{split} &V_{IH4} & 2.3 \text{V} \leq \text{V}_{L} < 2.7 \text{V} \text{ (ISL3296E, ISL3297E,} \\ &\text{ISL3298E only)} \\ &V_{IH5} & 1.6 \text{V} \leq \text{V}_{L} < 2.3 \text{V} \text{ (ISL3296E, ISL3297E,} \\ &\text{ISL3298E only)} \\ &V_{IH6} & 1.35 \text{V} \leq \text{V}_{L} < 1.6 \text{V} \text{ (ISL3296E, ISL3297E,} \\ &\text{ISL3298E only)} \end{split}$		Full	1.65	-	-	V
	V <sub>IH5</sub>			Full	0.7*V <sub>L</sub>	-	-	V
	V <sub>IH6</sub>			25	-	0.5*V <sub>L</sub>	-	V

Submit Document Feedback 4 intersil FN6544.1

**Electrical Specifications**Test Conditions:  $V_{CC} = 3.0V$  to 5.5V;  $V_L = V_{CC}$  (ISL3296E, ISL3297E, ISL3298E only); Typicals are at  $T_A = +25$ °C; Unless Otherwise Specified. (Note 8) (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN ( <u>Note 12</u> )	TYP ( <u>Note 14</u> )	MAX ( <u>Note 12</u> )	UNITS
Input Low Voltage (DI, DE)	t Low Voltage (DI, DE) $V_{IL1}$ $V_L = V_{CC}$ if ISL3296E, ISL3297E, ISL3298E		Full	-	-	0.8	V	
	V <sub>IL2</sub>	V <sub>L</sub> ≥ 2.7V (ISL3296E, ISL3297E, ISL3298E only)		Full	-	-	0.8	V
	V <sub>IL3</sub>	2.3V ≤ V <sub>L</sub> < 2.7V (ISL32 ISL3298E only)	296E, ISL3297E,	Full	-	-	0.65	V
	V <sub>IL4</sub>	1.6V ≤ V <sub>L</sub> < 2.3V (ISL32 ISL3298E only)	296E, ISL3297E,	Full	-	-	0.22*V <sub>L</sub>	V
	V <sub>IL5</sub>			25	-	0.3*V <sub>L</sub>	-	V
Logic Input Current	I <sub>IN</sub>	DI = DE = OV or V <sub>CC</sub> (No	ote 11)	Full	-2	-	2	μΑ
Output Leakage Current (Y, Z,	l <sub>oz</sub>	DE = OV,	V <sub>IN</sub> = 12V	Full	-	0.1	40	μΑ
<u>Note 11</u> )		V <sub>CC</sub> = 0V, 3.6V, or 5.5V	V <sub>IN</sub> = -7V	Full	-40	-10	-	μΑ
Driver Short-Circuit Current,	I <sub>OSD1</sub>	DE = V <sub>CC</sub> , -7V ≤ V <sub>O</sub> ≤ 12	1	Full	-	-	±250	mA
$V_0$ = High or Low (Note 9)		$DE = V_{CC},  OV \leq V_{O} \leq V_{CC}$	c, V <sub>CC</sub> > 3.6V ( <u>Note 13</u> )	Full	-	-	±450	mA
Thermal Shutdown Threshold	T <sub>SD</sub>			Full	-	160	-	°C
SUPPLY CURRENT								
No-Load Supply Current	Icc	DI = OV or V <sub>CC</sub>	DE = V <sub>CC</sub>	Full	-	120	150	μA
Shutdown Supply Current	I <sub>SHDN</sub>	DE = OV, DI = OV or V <sub>CC</sub>		Full	-	0.01	1	μA
ESD PERFORMANCE	SIIDIN		<u>'</u>					
RS-485 Pins (Y, Z)		Human Body Model, fro	om bus pins to GND	25	-	±16.5	-	kV
(-, -,		IEC61000 Contact, from bus pins to GND			_	±7	-	kV
All Pins		HBM, per MIL-STD-883 Method 3015 Machine Model		25 25	_	±8	-	kV
				25	_	±400	-	V
DRIVER SWITCHING CHARACTER	ISTICS (ISL3		ns)					
Maximum Data Rate	fMAX	$V_{OD} = \pm 1.5V, C_D = 820$	• •	Full	250	_	-	kbps
Driver Single-ended Output	t <sub>SD</sub>	$R_{DIFF} = 54\Omega, C_D = 50pt$		Full	400	1350	1700	ns
Delay	יספי	DIFF S, SD SSP	( <u>gare =</u> )					
Part-to-Part Output Delay Skew	t <sub>SKPP</sub>	$R_{DIFF} = 54\Omega$ , $C_D = 50pl$	F ( <u>Figure 2</u> , <u>Note 10</u> )	Full	-	-	900	ns
Driver Single-ended Output Skew	tssk	$R_{DIFF} = 54\Omega$ , $C_D = 50p$	F ( <u>Figure 2</u> )	Full	-	600	750	ns
Driver Differential Output Delay	t <sub>DD</sub>	$R_{DIFF} = 54\Omega C_D = 50pF$	(Figure 2)	Full	400	1100	1500	ns
Driver Differential Output Skew	t <sub>DSK</sub>	$R_{DIFF} = 54\Omega$ , $C_D = 50p$	F ( <u>Figure 2</u> )	Full	-	4, 1	30	ns
Driver Differential Rise or Fall	t <sub>R</sub> , t <sub>F</sub>	$R_{DIFF} = 54\Omega$ ,	V <sub>CC</sub> ≤ 3.6V	Full	400	960	1500	ns
Time		C <sub>D</sub> = 50pF ( <u>Figure 2</u> )	V <sub>CC</sub> = 5V	25	-	1300	-	ns
Driver Enable to Output High	tzH	$R_L = 500\Omega$ , $C_L = 50pF$ ,	SW = GND ( <u>Figure 3</u> )	Full	-	100, 60	250	ns
Driver Enable to Output Low	t <sub>ZL</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ ,	SW = V <sub>CC</sub> ( <u>Figure 3</u> )	Full	-	60, 35	250	ns
Driver Disable from Output High	t <sub>HZ</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , $SW = GND$ (Figure 3)		Full	-	30, 22	60	ns
Driver Disable from Output Low	t <sub>LZ</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ ,		Full	-	25, 20	60	ns
DRIVER SWITCHING CHARACTER						·		
Maximum Data Rate	fMAX	$V_{OD} = \pm 1.5V, C_D = 820pF (Figure 4)$		Full	500	-	-	kbps
Driver Single Ended Output Delay	t <sub>SD</sub>	$R_{DIFF} = 54\Omega$ , $C_D = 50p$		Full	200	340	500	ns
Part-to-Part Output Delay Skew	tSKPP	$R_{DIFF} = 54\Omega$ , $C_D = 50p$	F ( <u>Figure 2</u> , <u>Note 10</u> )	Full	-	-	300	ns
Driver Single Ended Output Skew	t <sub>SSK</sub>	$R_{DIFF} = 54\Omega$ , $C_D = 50pl$		Full	-	30, 80	150	ns

Submit Document Feedback 5 Intersil\* FN6544.1
December 11, 2014

**Electrical Specifications**Test Conditions:  $V_{CC} = 3.0V$  to 5.5V;  $V_L = V_{CC}$  (ISL3296E, ISL3297E, ISL3298E only); Typicals are at  $T_A = +25$ °C; Unless Otherwise Specified. (Note 8) (Continued)

PARAMETER	SYMBOL	TEST CO	NDITIONS	TEMP (°C)	MIN ( <u>Note 12</u> )	TYP ( <u>Note 14</u> )	MAX ( <u>Note 12</u> )	UNITS
Driver Differential Output Skew	t <sub>DSK</sub>	$R_{DIFF} = 54\Omega$ , $C_D = 50p$	F ( <u>Figure 2</u> )	Full	-	2	30	ns
Driver Differential Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	$R_{DIFF} = 54\Omega$ , $C_D = 50p$	F ( <u>Figure 2</u> )	Full	200	350	800	ns
Driver Enable to Output High	t <sub>ZH</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ ,	SW = GND ( <u>Figure 3</u> )	Full	-	100, 60	250	ns
Driver Enable to Output Low	t <sub>ZL</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ ,	SW = V <sub>CC</sub> ( <u>Figure 3</u> )	Full	-	60, 35	250	ns
Driver Disable from Output High	t <sub>HZ</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ ,	SW = GND ( <u>Figure 3</u> )	Full	-	30, 22	60	ns
Driver Disable from Output Low	t <sub>LZ</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ ,	SW = V <sub>CC</sub> ( <u>Figure 3</u> )	Full	-	25, 20	60	ns
DRIVER SWITCHING CHARACTER	ISTICS (ISL3	295E, ISL3298E, 20Mb	ps)		II.	1	ll .	
Maximum Data Rate	f <sub>MAX</sub>	$V_{OD} = \pm 1.5 \text{V}, C_D = 360$	pF ( <u>Figure 4</u> )	Full	20	-	-	Mbps
Driver Single Ended Output	t <sub>SD</sub>	$R_{DIFF} = 54\Omega$ ,	$V_L = V_{CC}$	Full	15	29, 23	42	ns
Delay		C <sub>D</sub> = 50pF ( <u>Figure 2</u> )	V <sub>L</sub> ≥ 1.8V	25	-	32	-	ns
			V <sub>L</sub> = 1.5V	25	-	36	-	ns
			V <sub>L</sub> = 1.35V	25	-	40	-	ns
Part-to-Part Output Delay Skew	t <sub>SKPP</sub>	$R_{DIFF} = 54\Omega$ , $C_D = 50pF$ (Figure 2, Note 10)		Full	-	-	25	ns
Driver Single Ended Output Skew	tssk	$R_{DIFF} = 54\Omega,$ $C_D = 50pF (Figure 2)$	$V_L = V_{CC}$	Full	-	3	7	ns
			V <sub>L</sub> ≥ 1.8V	25	-	3	-	ns
			V <sub>L</sub> = 1.5V	25	-	4	-	ns
			V <sub>L</sub> = 1.35V	25	-	5	-	ns
Driver Differential Output Delay	t <sub>DD</sub>	$R_{DIFF} = 54\Omega$ , $C_D = 50pF (Figure 2)$	$V_L = V_{CC}$	Full	-	29, 22	42	ns
			V <sub>L</sub> ≥ 1.8V	25	-	32	-	ns
			V <sub>L</sub> = 1.5V	25	-	36	-	ns
			V <sub>L</sub> = 1.35V	25	-	42	-	ns
Driver Differential Output Skew	t <sub>DSK</sub>	$R_{DIFF} = 54\Omega$ ,	$V_L = V_{CC} \le 3.6V$	Full	-	0.5	3	ns
		C <sub>D</sub> = 50pF ( <u>Figure 2</u> )	$V_L = V_{CC} = 5V$	25	-	2	-	ns
			V <sub>L</sub> ≥ 1.8V	25	-	0.5, 1	-	ns
			V <sub>L</sub> ≥ 1.5V	25	-	1, 2	-	ns
			V <sub>L</sub> = 1.35V	25	-	2, 4	-	ns
Driver Differential Rise or Fall	t <sub>R</sub> , t <sub>F</sub>	$R_{DIFF} = 54\Omega$ ,	$V_L = V_{CC}$	Full	-	9	15	ns
Time		C <sub>D</sub> = 50pF ( <u>Figure 2</u> )	V <sub>L</sub> ≥ 1.35V	25	-	9	-	ns
Driver Enable to Output High	t <sub>ZH</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ ,	$R_L = 500\Omega$ , $C_L = 50pF$ , $SW = GND$ (Figure 3)		-	100, 60	250	ns
Driver Enable to Output Low	t <sub>ZL</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ ,	SW = V <sub>CC</sub> ( <u>Figure 3</u> )	Full	-	60, 35	250	ns
Driver Disable from Output High	t <sub>HZ</sub>	$R_L = 500\Omega C_L = 50pF,$	SW = GND ( <u>Figure 3</u> )	Full	-	30, 22	60	ns
Driver Disable from Output Low	t <sub>LZ</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ ,	SW = V <sub>CC</sub> (Figure 3)	Full	-	25, 20	60	ns


### NOTES:

- All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
- 9. Applies to peak current. See "Typical Performance Curves" on page 11 for more information.
- t<sub>SKPP</sub> is the magnitude of the difference in propagation delays of the specified terminals of two units tested with identical test conditions (V<sub>CC</sub>, temperature, etc.).
- 11. If the driver enable function isn't needed, connect DE to  $V_{CC}$  (or  $V_L$ ) through a  $1k\Omega$  to  $3k\Omega$  resistor.
- 12. Parts are 100% tested at +25 °C. Over-temperature limits established by characterization and are not production tested.
- 13. Due to the high short circuit current at  $V_{CC} > 3.6V$ , the outputs must not be shorted outside the range of GND to  $V_{CC}$  or damage may occur. To prevent excessive power dissipation that may damage the output, the short circuit current should be limited to  $\leq 300$ mA during testing. It is best to use an external resistor for this purpose, since the current limiting on the  $V_0$  supply may respond too slowly to protect the output.
- 14. Typicals are measured at  $V_{CC}$  = 3.3V for parameters specified with 3V  $\leq$   $V_{CC}$   $\leq$  3.6V, and are measured at  $V_{CC}$  = 5V for parameters specified with 4.5V  $\leq$   $V_{CC}$   $\leq$  5.5V. If  $V_{CC}$  isn't specified, then a single "TYP" entry applies to both  $V_{CC}$  = 3.3V and 5V, and two entries separated by a comma refer to  $V_{CC}$  = 3.3V and 5V, respectively.

Submit Document Feedback 6 intersil FN6544.1

December 11, 2014

# **Test Circuits and Waveforms**





 $V_{CC}$  OR  $V_{L}$   $\stackrel{DE}{\circ}$   $V_{CM}$   $V_{CM}$ 

FIGURE 1A.  $V_{\mbox{\scriptsize OD}}$  AND  $V_{\mbox{\scriptsize OC}}$ 

FIGURE 1B. V<sub>OD</sub> WITH COMMON MODE LOAD

FIGURE 1. DC DRIVER TEST CIRCUITS






 $t_{SSK} = |t_{SD1(Y)} - t_{SD2(Y)}| \text{ OR } |t_{SD1(Z)} - t_{SD2(Z)}|$ 

 $t_{DSK} = |t_{DDLH} - t_{DDHL}|$ 

FIGURE 2A. TEST CIRCUIT

FIGURE 2B. MEASUREMENT POINTS

FIGURE 2. DRIVER PROPAGATION DELAY AND DIFFERENTIAL TRANSITION TIMES



PARAMETER	OUTPUT	DI	SW
t <sub>HZ</sub>	Y/Z	1/0	GND
t <sub>LZ</sub>	Y/Z	0/1	v <sub>cc</sub>
t <sub>ZH</sub>	Y/Z	1/0	GND
t <sub>ZL</sub>	Y/Z	0/1	v <sub>cc</sub>


OUT (Y, Z)

FIGURE 3A. TEST CIRCUIT

FIGURE 3B. MEASUREMENT POINTS

FIGURE 3. DRIVER ENABLE AND DISABLE TIMES

# Test Circuits and Waveforms (Continued)






FIGURE 4A. TEST CIRCUIT

FIGURE 4B. MEASUREMENT POINTS

FIGURE 4. DRIVER DATA RATE

# **Application Information**

RS-485 and RS-422 are differential (balanced) data transmission standards for use in long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transmitters and receivers are also RS-422 compliant. RS-422 is a point-to-multipoint (multidrop) standard, which allows only one driver and up to 10 (assuming one unit load devices) receivers on each bus. RS-485 is a true multipoint standard, which allows up to 32 one unit load devices (any combination of drivers and receivers) on each bus. To allow for multipoint operation, the RS-485 specification requires that drivers must handle bus contention without sustaining any damage.

Another important advantage of RS-485 is the extended common mode range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. RS-422 and RS-485 are intended for runs as long as 4000', so the wide CMR is necessary to handle ground potential differences, as well as voltages induced in the cable by external fields.

### **Driver Features**

These RS-485/RS-422 drivers are differential output devices that delivers at least 1.5V across a  $54\Omega$  load (RS-485), and at least 2V across a  $100\Omega$  load (RS-422). The drivers feature low propagation delay skew to maximize bit width, and to minimize EMI.

All drivers are tri-statable via the active high DE input. If the Tx enable function isn't needed, tie DE to  $V_{CC}$  (or  $V_L$ ) through a  $1k\Omega$  to  $3k\Omega$  resistor.

The 250kbps and 500kbps driver outputs are slew rate limited to minimize EMI, and to reduce reflections in unterminated or improperly terminated networks. Outputs of the ISL3295E and ISL3298E drivers are not limited, so faster output transition times allow data rates of at least 20Mbps.

### **Wide Supply Range**

The ISL3293E through ISL3298E are optimized for 3.3V operation, but can be operated with supply voltages as high as 5.5V. These devices meet the RS-422 and RS-485 specifications for supply voltages less than 4V, and are RS-422 and RS-485 compatible for supplies greater than 4V. Operation at +125°C requires  $V_{CC} \leq 3.6V$ , while 5V operation requires adding output current limiting resistors (as described in the "Driver Overload Protection" on page 10) if output short circuits (e.g., from bus contention) are a possibility.

### **5.5V Tolerant Logic Pins**

Logic input pins (DI, DE) contain no ESD nor parasitic diodes to  $V_{CC}$  (nor to  $V_L$ ), so they withstand input voltages exceeding 5.5V regardless of the  $V_{CC}$  and  $V_L$  voltages.




FIGURE 5. USING VI PIN TO ADJUST LOGIC LEVELS

# Logic Supply (V<sub>L</sub> Pin, ISL3296E through ISL3298E)

Note: If powered from separate supplies, power-up  $V_{CC}$  before powering up the  $V_L$  supply, and keep  $V_L \le V_{CC}$ .

The ISL3296E through ISL3298E include a  $V_L$  pin that powers the logic inputs (DI and DE). These pins interface with "logic" devices such as UARTs, ASICs, and  $\mu$ controllers, and today most of these devices use power supplies significantly lower than 3.3V. Thus, the logic device's low  $V_{OH}$  might not exceed the  $V_{IH}$  of a 3.3V or 5V powered DI or DE input. Connecting the  $V_L$  pin to the power supply of the logic device (as shown in Figure 5) reduces the DI and DE input switching points to values compatible with the logic device's output levels. Tailoring the logic pin input switching points and output levels to the supply voltage of the UART, ASIC, or  $\mu$ controller eliminates the need for a level shifter/translator between the two ICs.

 $V_L$  can be anywhere from  $V_{CC}$  down to 1.35V, but the input switching points may not provide enough noise margin, and 20Mbps data rates may not be achievable, when  $V_L <$  1.5V. Table 2 indicates typical  $V_{IH}$  and  $V_{IL}$  values for various  $V_L$  settings so the user can ascertain whether or not a particular  $V_L$  voltage meets his needs.

TABLE 2. VIH AND VIL VS VL FOR VCC = 3.3V OR 5V

V <sub>L</sub> (V)	V <sub>IH</sub> (V)	V <sub>IL</sub> (V)
1.35	0.7	0.4
1.5	0.8	0.5
1.8	0.9	0.7
2.3	1.1	1.0
2.7	1.3	1.1
3.3	1.5	1.4
5.0 (i.e., V <sub>CC</sub> )	2.7	2.3

The  $V_1$  supply current ( $I_1$ ) is typically much less than  $20\mu A$ , as shown in Figure 9, when DE and DI are above/below VIH/VII.

### **Hot Plug Function**

When a piece of equipment powers up, there is a period of time where the processor or ASIC driving the RS-485 control line (DE) is unable to ensure that the RS-485 Tx outputs are kept disabled. If the equipment is connected to the bus, a driver activating prematurely during power-up may crash the bus. To avoid this scenario, the ISL329xE family incorporates a "Hot Plug" function. During power-up, circuitry monitoring V<sub>CC</sub> ensures that the Tx outputs remain disabled for a period of time, regardless of the state of DE. This gives the processor/ASIC a chance to stabilize and drive the RS-485 control lines to the proper states.

### **ESD Protection**

All pins on these devices include class 3 (8kV) Human Body Model (HBM) ESD protection structures, but the RS-485 pins (driver outputs) incorporate advanced structures allowing them to survive ESD events in excess of ±16.5kV HBM and ±7kV to the IEC61000 contact test method. The RS-485 pins are particularly vulnerable to ESD damage because they typically connect to an exposed port on the exterior of the finished product. Simply touching the port pins, or connecting a cable, can cause an ESD event that might destroy unprotected ICs. These new ESD structures protect the device whether or not it is powered up and without degrading the RS-485 common mode range of -7V to +12V. This built-in ESD protection eliminates the need for board level protection structures (e.g., transient suppression diodes) and the associated, undesirable capacitive load they present.

### **Data Rate, Cables and Terminations**

RS-485/RS-422 are intended for network lengths up to 4000', but the maximum system data rate decreases as the transmission length increases. Devices operating at 20Mbps are limited to lengths less than 100', while the 250kbps versions can operate at full data rates with lengths of several 1000'.

Twisted pair is the cable of choice for RS-485/RS-422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common mode signals, which are effectively rejected by the differential receivers in these ICs.

Proper termination is imperative, when using the 20Mbps devices, to minimize reflections. Short networks using the

250kbps versions need not be terminated, but, terminations are recommended unless power dissipation is an overriding concern.

In point-to-point, or point-to-multipoint (single driver on bus) networks, the main cable should be terminated in its characteristic impedance (typically  $120\Omega$ ) at the end farthest from the driver. In multi receiver applications, stubs connecting receivers to the main cable should be kept as short as possible. Multipoint (multi driver) systems require that the main cable be terminated in its characteristic impedance at both ends. Stubs connecting a transmitter or receiver to the main cable should be kept as short as possible.

### **Driver Overload Protection**

As stated previously, the RS-485 specification requires that drivers survive worst case bus contentions undamaged. These drivers meet this requirement, for  $V_{CC} \le 3.6V$ , via driver output short circuit current limits, and on-chip thermal shutdown circuitry.

The driver output stages incorporate short circuit current limiting circuitry which ensures that the output current never exceeds the RS-485 specification, for  $V_{CC} \le 3.6V$ , even at the common mode voltage range extremes. Additionally, these devices utilize a foldback circuit which reduces the short circuit current, and thus the power dissipation, whenever the contending voltage exceeds either V<sub>CC</sub> or GND.

In the event of a major short circuit condition, devices also include a thermal shutdown feature that disables the drivers whenever the die temperature becomes excessive. This eliminates the power dissipation, allowing the die to cool. The drivers automatically re-enable after the die temperature drops about +20°C. If the contention persists, the thermal shutdown/re-enable cycle repeats until the fault is cleared.

At V<sub>CC</sub> > 3.6V, the instantaneous short circuit current is high enough that output stage damage may occur during short circuit conditions to voltages outside of GND to V<sub>CC</sub>, before the short circuit limiting and thermal shutdown activate. For  $V_{CC}$  = 5V operation, if output short circuits are a possibility (e.g., due to bus contention), it is recommended that a  $5\Omega$ resistor be inserted in series with each output. This resistor limits the instantaneous current below levels that can cause damage. The driver  $V_{OD}$  at  $V_{CC}$  = 5V is so large that this small added resistance has little impact.

### **High Temperature Operation**

Due to power dissipation and instantaneous output short circuit current levels at  $V_{CC}$  = 5V, these transmitters may not be operated at +125 °C with  $V_{CC} > 3.6V$ .

At  $V_{CC}$  = 3.6V, even the SOT-23 versions may be operated at +125°C, while driving a 100', double terminated, CAT 5 cable at 20Mbps, without triggering the thermal SHDN circuit.

### Low Power Shutdown Mode

These BiCMOS transmitters all use a fraction of the power required by their bipolar counterparts, but they also include a shutdown feature that reduces the already low quiescent I<sub>CC</sub> to a 1µA trickle. These devices enter shutdown whenever the driver disables (DE = GND).

Submit Document Feedback intersil FN6544.1 10

# Typical Performance Curves $v_{CC} = v_L = 3.3V$ , $T_A = +25$ °C; Unless Otherwise Specified




FIGURE 6. DRIVER OUTPUT CURRENT vs DIFFERENTIAL OUTPUT VOLTAGE




FIGURE 7. DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs TEMPERATURE




FIGURE 8. SUPPLY CURRENT vs TEMPERATURE




FIGURE 9. V<sub>L</sub> SUPPLY CURRENT vs LOGIC PIN VOLTAGE

Submit Document Feedback

# **Typical Performance Curves** $v_{CC} = v_L = 3.3V$ , $T_A = +25$ °C; Unless Otherwise Specified (**Continued**)




FIGURE 10. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL3293E, ISL3296E)




FIGURE 12. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL3294E, ISL3297E)




FIGURE 14. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL3295E, ISL3298E)




FIGURE 11. DRIVER SKEW vs TEMPERATURE (ISL3293E, ISL3296E)




FIGURE 13. DRIVER SKEW vs TEMPERATURE (ISL3294E, ISL3297E)




FIGURE 15. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL3295E, ISL3298E)

Submit Document Feedback 12 intersil FN6544.1

December 11, 2014

# Typical Performance Curves $v_{CC} = v_L = 3.3v$ , $T_A = +25$ °C; Unless Otherwise Specified (Continued)




FIGURE 16. DRIVER SINGLE ENDED SKEW vs TEMPERATURE (ISL3295E, ISL3298E)




FIGURE 18. DRIVER WAVEFORMS, LOW-TO-HIGH (ISL3293E, ISL3296E)




FIGURE 20. DRIVER WAVEFORMS, LOW-TO-HIGH (ISL3294E, ISL3297E)




FIGURE 17. DRIVER OUTPUT CURRENT VS SHORT CIRCUIT VOLTAGE




FIGURE 19. DRIVER WAVEFORMS, HIGH-TO-LOW (ISL3293E, ISL3296E)




FIGURE 21. DRIVER WAVEFORMS, HIGH-TO-LOW (ISL3294E, ISL3297E)

# Typical Performance Curves $v_{CC} = v_L = 3.3V$ , $T_A = +25$ °C; Unless Otherwise Specified (Continued)




FIGURE 22. DRIVER WAVEFORMS, LOW-TO-HIGH (ISL3295E, ISL3298E)




FIGURE 23. DRIVER WAVEFORMS, HIGH-TO-LOW (ISL3295E, ISL3298E)




FIGURE 24. DRIVER WAVEFORMS, LOW-TO-HIGH (ISL3295E, ISL3298E)




FIGURE 25. DRIVER WAVEFORMS, HIGH-TO-LOW (ISL3295E, ISL3298E)

# **Die Characteristics**

SUBSTRATE AND TDFN THERMAL PAD POTENTIAL (POWERED UP):

**GND** 

**TRANSISTOR COUNT:** 

516

**PROCESS:** 

Si Gate BiCMOS

# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
December 11, 2014	FN6544.1	Updated entire datasheet to Intersil new standard.  Added text in several places to clarify that VL can be connected to Vcc.  Updated PODs P6.064 and L8.2x3A to latest revisions with changes as follows:  Updated to new POD format by removing table listing dimensions and moving dimensions onto drawing.  Added Typical Recommended Land Pattern.
September 19, 2007	FN6544.0	Initial Release

# **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <a href="https://www.intersil.com">www.intersil.com</a>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

For additional products, see <a href="https://www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>


Submit Document Feedback 15 FN6544.1

December 11, 2014


# **Package Outline Drawing**


### P6.064

6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 4, 2/10





**TOP VIEW** 





TYPICAL RECOMMENDED LAND PATTERN






#### NOTES:


- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3. Dimension is exclusive of mold flash, protrusions or gate burrs.
- 4. Foot length is measured at reference to guage plane.
- 5. Package conforms to JEDEC MO-178AB.


# **Package Outline Drawing**


### L8.2x3A


8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE WITH E-PAD Rev 1, 06/09











DETAIL "X"

#### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm$  0.05
- Dimension b applies to the metallized terminal and is measured between 0.20mm and 0.32mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.

Submit Document Feedback 17 intersil FN6544.1

December 11, 2014