

# STL7LN80K5

### N-channel 800 V, 0.95 Ω typ., 5 A MDmesh™ K5 Power MOSFET in a PowerFLAT™ 5x6 VHV package

Datasheet - production data



Order code	VDS	RDS(on) max.	ID
STL7LN80K5	800 V	1.15 Ω	5 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### Applications

• Switching applications

### Description

This very high voltage N-channel Power MOSFET is designed using MDmesh<sup>™</sup> K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.


### Table 1: Device summary

Order code	Marking	Package	Packing
STL7LN80K5	7LN80K5	PowerFLAT™ 5x6 VHV	Tape and reel

DocID028831 Rev 3

1/16

This is information on a product in full production.



PowerFLAT<sup>™</sup> 5x6 VHV

### Contents

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 VHV package information	10
	4.2	PowerFLAT™ 5x6 packing information	13
5	Revisio	n history	15



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 30	V
(1) ال	Drain current (continuous) at $T_C = 25 \ ^\circ C$	5	А
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>c</sub> = 100 °C	3.4	А
اD <sup>(2)</sup>	Drain current (pulsed)	20	А
Ртот	Total dissipation at $T_C = 25 \text{ °C}$	42	W
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	4.5	V/ns
dv/dt <sup>(4)</sup>	MOSFET dv/dt ruggedness	50	v/ns
T <sub>stg</sub>	Storage temperature range	55 to 150	0°
TJ	Operating junction temperature range	- 55 to 150	C

#### Notes:

<sup>(1)</sup>Limited by maximum junction temperature.

<sup>(2)</sup>Pulse width limited by safe operating area.

 $^{(3)}I_{SD} \leq 5$  A, di/dt 100 A/µs; VDs peak < V(BR)DSS,VDD= 640 V.

 $^{(4)}V_{DS} \le 640 \text{ V}.$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case	3	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	59	°C/W

#### Notes:

 $^{(1)}When$  mounted on 1inch² FR-4 board, 2 oz Cu.

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by T <sub>jmax</sub> )	1.5	А
Eas	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	200	mJ



#### 2 **Electrical characteristics**

 $T_C = 25 \ ^{\circ}C$  unless otherwise specified

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	800			V
	Zava sata valtaria duain	$V_{GS} = 0 V, V_{DS} = 800 V$			1	μA
IDSS	Zero gate voltage drain current				50	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{\text{DS}}=0~V,~V_{\text{GS}}=\pm20~V$			±10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \ \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{\text{GS}} = 10 \text{ V}, \text{ I}_{\text{D}} = 2.5 \text{ A}$		0.95	1.15	Ω

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	270	-	pF
Coss	Output capacitance	$V_{DS}$ = 100 V, f = 1 MHz,	-	22	-	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	0.5	-	pF
$C_{o(er)}^{(1)}$	Equivalent capacitance energy related	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	-	17	-	nC
C <sub>o(tr)</sub> (2)	Equivalent capacitance time related		-	48	-	nC
R <sub>G</sub>	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D=0 \text{ A}$	-	7.5	-	Ω
Qg	Total gate charge	$V_{DD} = 640 \text{ V}, \text{ I}_D = 5 \text{ A}, \text{ V}_{GS} = 0$ to 10 V (see Figure 15: "Test circuit for gate charge behavior")	-	12	-	nC
Qgs	Gate-source charge		-	2.6	-	nC
Q <sub>gd</sub>	Gate-drain charge		-	8.6	-	nC

#### Table 6: Dynamic

#### Notes:

 $^{(1)}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when VDs increases from 0 to 80% VDSS

 $^{(2)}\mbox{Time}$  related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{\mbox{oss}}$  when  $V_{\mbox{DS}}$ increases from 0 to 80% VDSS



#### Electrical characteristics

Table 7: Switching times						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(on)	Turn-on delay time	$V_{DD} = 400 \text{ V}, \text{ I}_{D} = 2.5 \text{ A}$	-	9.3	-	ns
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see <i>Figure 14: "Test circuit for</i>	-	6.7	-	ns
td(off)	Turn-off-delay time	resistive load switching times"	-	23.6	I	ns
tr	Fall time	and Figure 19: "Switching time waveform")	-	17.4	-	ns

#### Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		5	А
Isdm <sup>(1)</sup>	Source-drain current (pulsed)		-		20	А
V <sub>SD</sub> (2)	Forward on voltage	$I_{SD}$ = 5 A, $V_{GS}$ = 0 V	-		1.6	V
trr	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/μs,	-	276		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for	-	2.13		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	15.4		А
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/μs,	-	402		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	2.79		μC
I <sub>RRM</sub>	Reverse recovery current		-	13.9		A

#### Notes:

<sup>(1)</sup>Pulse width is limited by safe operating area


 $^{(2)}$ Pulsed: pulse duration = 300 µs, duty cycle 1.5%


#### Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)</sub> GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	30		-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.











DocID028831 Rev 3




57

#### **Electrical characteristics**











DocID028831 Rev 3

### 3 Test circuits










### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.







DocID028831 Rev 3

#### STL7LN80K5

Package information

Table 10: PowerFLAT™	5x6 VHV packag	e mechanical data
	ONO VIIV puckug	c meenamear aata

Dim.	mm			
	Min.	Тур.	Max.	
A	0.80		1.00	
A1	0.02		0.05	
A2		0.25		
b	0.30		0.50	
D	5.00	5.20	5.40	
E	5.95	6.15	6.35	
D2	4.30	4.40	4.50	
E2	2.40	2.50	2.60	
е		1.27		
L	0.50	0.55	0.60	
К	2.60	2.70	2.80	



#### Package information




Figure 21: PowerFLAT<sup>™</sup> 5x6 VHV recommended footprint (dimensions are in mm)



#### 4.2

### PowerFLAT™ 5x6 packing information






Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape





#### Package information

#### STL7LN80K5





\_\_\_\_\_

## 5 Revision history

Table 11: Document revision history

\_\_\_\_\_

Date	Revision	Changes	
07-Jan-2016	1	First release.	
26-Jan-2016	2	Modified: <i>Table 2: "Absolute maximum ratings"</i> Minor text changes	
24-Apr-2017	3	Updated silhouette on cover page. Updated Section 4.1: "PowerFLAT™ 5x6 VHV package information". Minor text changes.	



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

