

General Description

The MAX4760/MAX4761 (DPDT) analog switches operate from a single +1.8V to +5.5V supply. These switches feature a low 25pF capacitance for high-speed data switching applications.

The MAX4760 is a guad double-pole/double-throw (DPDT) switch and the MAX4761 is an octal singlepole/double-throw (SPDT) switch. They have eight 3.5Ω on-resistance, low-capacitance switches to route audio and data signals. The MAX4760 has 4 logic inputs to control the switches in pairs. The MAX4761 has one logic control input and an enable input (EN) to disable the switches.

The MAX4760/MAX4761 are available in a small 36-pin (6mm x 6mm) thin QFN and 36-bump (3mm x 3mm) chip-scale package (UCSP™).

Applications

USB Signal Switching Audio-Signal Routing Cellular Phones PDAs/Hand-Held Devices **Notebook Computers**

Features

- USB 1.1 and USB 2.0 (Full Speed) Signal-**Switching Compliant**
- ♦ Data and Audio Signal Routing
- ♦ Low-Capacitance (25pF) Data Switches
- ♦ Less than 0.2ns Skew
- ◆ -3dB Bandwidth: 325MHz
- ♦ 0.2Ω Channel-to-Channel Matching
- ♦ 0.8Ω On-Resistance Flatness
- ♦ Rail-to-Rail Signal Handling
- ♦ 0.03% THD
- ♦ +1.8V to +5.5V Supply Range
- ♦ Tiny 36-Bump UCSP (3mm x 3mm)
- ♦ 36-Pin Thin QFN (6mm x 6mm)


Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX4760EWX+T	-40°C to +85°C	36 UCSP	AS27Y-2Z
MAX4760ETX	-40°C to +85°C	36 Thin QFN (6mm x 6mm)	AS27Y-2Z

⁺Denotes a lead-free package.

Ordering Information continued at end of data sheet.

Functional Diagrams



UCSP is a trademark of Maxim Integrated Products, Inc.

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)	ES
V+, IN_, EN0.3V to +6V	0
COM_, NO_, NC_ (Note 1)0.3V to (V+ + 0.3V)	Ju
Continuous Current	St
NO_, NC_, COM±100mA	Le
Peak Current	В
(pulsed at 1ms, 10% duty cycle)±200mA	
(pulsed at 1ms, 50% duty cycle) ±300mA	
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
36-Bump UCSP (derate 15.3mW/°C above +70°C) 1221mW	
36-Pin Thin QFN (derate 26.3mW/°C above +70°C) 2105mW	

ESD per Method 3015.7	±2kV
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Bump Temperature (soldering)	
Infrared (15s)	+220°C
Vapor Phase (60s)	+215°C

Note 1: Signals on NO_, NC_, COM_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V+ = +2.7V \text{ to } +5.25V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $V+ = 3V, T_A = +25^{\circ}C.$) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS	
ANALOG SWITCH								
Analog Signal Range	V _{COM_} , V _{NO_} ,		T _{MIN} to T _{MAX}	0		V+	٧	
On-Resistance (Note 4)	Pou	V+ = 2.7V, I _{COM} _ = 10mA,	+25°C		2.0	3.5	Ω	
On-nesistance (Note 4)	Ron	V_{NC} or V_{NO} = 0V or V+	T _{MIN} to T _{MAX}			4	22	
On-Resistance Match Between Channels	ΔR _{ON}	V+ = 2.7V, I _{COM} _ = 10mA,	+25°C		0.2	0.4	Ω	
(Notes 4, 5)	ΔΠΟΝ	V_{NO} or V_{NC} = 1.5V	T _{MIN} to T _{MAX}			0.55	22	
On-Resistance Flatness	DEL AT(ON)	$V+ = 2.7V, I_{COM} = 10mA,$	+25°C		0.8	1.5	Ω	
(Note 6)	R _{FLAT} (ON)	V_{NC} or $V_{NO} = 0V$ or $V+$	T _{MIN} to T _{MAX}			1.8	1 22	
NO_, NC_ Off-Leakage	I _{NO_(OFF)} ,	V+ = 3.6V; V _{COM} = 3.3V, 0.3V;	+25°C	-5		+5	nA	
Current	INC_(OFF)	V _{NO_} or V _{NC_} = 0.3V, 3.3V	T _{MIN} to T _{MAX}	-25		+25	IIA	
COM_ Off-Leakage Current		$V+ = 3.6V (MAX4761); V_{COM} = 3.3V,$	+25°C	-5	0.01	+5	nA	
COM_On-Leakage Current		$0.3V$; V_{NO} or V_{NC} = $0.3V$, $3.3V$	T _{MIN} to T _{MAX}	-25		+25] nA	
COM On Lookaga Current	laarr (arr)	V+ = 3.6V; V _{COM} _ = 3.3V, 0.3V;	+25°C	-5		+5	nA	
COM_ On-Leakage Current	ICOM_(ON)	V_{NO} or V_{NC} = 3.3V, 0.3V or floating	T _{MIN} to T _{MAX}	-25		+25) IIA	
DYNAMIC								
Turn-On Time	tou	V_{NO} or V_{NC} = 1.5V;	+25°C		45	140	no	
Turr-Ori Tirre	ton	$R_L = 50\Omega$; $C_L = 35pF$, Figure 2	T _{MIN} to T _{MAX}			150	ns	
Turn-Off Time	torr	$V+ = 2.7V$, V_{NO} or $V_{NC} = 1.5V$;	+25°C		25	50	ns	
Turr-On Time	toff	$R_L = 50\Omega$; $C_L = 35pF$, Figure 2	T _{MIN} to T _{MAX}			60	115	

ELECTRICAL CHARACTERISTICS (continued)


 $(V+ = +2.7V \text{ to } +5.25V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $V+ = 3V, T_A = +25^{\circ}C.$) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
Brook Boforo Moko (Noto 7)	t	$V+ = 2.7V$, V_{NO} or $V_{NC} = 1.5V$;	+25°C		15		20
Break-Before-Make (Note 7)	t _{BBM}	$R_L = 50\Omega$, $C_L = 35pF$, Figure 3	T _{MIN} to T _{MAX}	2			ns
Skew (Note 7)	tskew	$R_S = 39\Omega$, $C_L = 50pF$, Figure 4		0.2	0.5	ns	
Charge Injection	Q	$V_{GEN} = 0V$, $R_{GEN} = 0$, $C_L = 1.0$ nF, Figure 5	+25°C		15		рС
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, $C_L = 5pF$, $R_L = 50\Omega$	+25°C		320		MHz
Off-Isolation (Note 8)	V _{ISO}	$C_L = 5pF$, $R_L = 50\Omega$, $V_{COM} = 1V_{P-P}$, $f = 100kHz$, Figure 6	+25°C		100		dB
Crosstalk (Note 9)	VcT	$C_L = 5pF$, $R_L = 50\Omega$, $V_{COM} = 1V_{P-P}$, $f = 100kHz$, Figure 6	+25°C		95		dB
Total Harmonic Distortion	THD	$f = 20Hz$ to $20kHz$, $1V_{P-P}$, $R_L = 600\Omega$	+25°C		0.03		%
NO_, NC_ Off-Capacitance	CNO_(OFF), CNC_(OFF)	V _{NO_} , V _{NC_} = GND, f = 1MHz, Figure 7	+25°C		25		рF
COM_ On-Capacitance	C _{COM} (ON)	V _{NO_} , V _{NC_} = GND, f = 1MHz, Figure 7	+25°C		54		рF
COM_ Off-Capacitance	CCOM(OFF)	V _{COM} _ = GND, f = 1MHz (MAX4761), Figure 7	+25°C	25			pF
DIGITAL I/O (IN_, EN)	•						
Input Logic High		V+ = 2.7V to 3.6V	T _{MIN} to T _{MAX}	1.4			V
Input-Logic High	V _{IH}	V+ = 3.6V to 5.25V	T _{MIN} to T _{MAX} 2.0			V	
Input-Logic Low	VIL	V+ = 2.7V to 3.6V	T _{MIN} to T _{MAX}			0.5	V
Input-Logic Low	۷IL	V+ = 3.6V to 5.25V	T _{MIN} to T _{MAX}			0.6	V
Input Leakage Current	lıN	$V_{IN} = 0$ or V_{+}	T _{MIN} to T _{MAX}			1	μΑ
POWER SUPPLY							
Power-Supply Range	V+		T _{MIN} to T _{MAX}	1.8		5.5	V
Positive Supply Current	-	$V + = 4.3V, V_{IN} = 0V \text{ or } V +$	+25°C	0.01			μΑ
1 ositive oupply ourient	IT	V T - 7.5 V, V N 0 V O V T	T _{MIN} to T _{MAX}			1.0	μΛ

- Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
- Note 3: UCSP packages are 100% tested at +25°C and limits across the full temperature range are guaranteed by correlation and design. Thin QFN packages are 100% tested at +85°C and limits across the full temperature range are guaranteed by correlation and design.
- **Note 4:** R_{ON} and ΔR_{ON} matching specifications are guaranteed by design.
- **Note 5:** $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$.
- **Note 6:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.
- **Note 7:** Guaranteed by design, not production tested.
- Note 8: Off-isolation = 20log₁₀ [V_{COM_} / (V_{NO_} or V_{NC_})], V_{COM_} = output, V_{NO_} or V_{NC_} = input to off switch.
- Note 9: Between any two switches.


Typical Operating Characteristics


(V+ = 3V, T_A = +25°C, unless otherwise noted.)





Typical Operating Characteristics (continued)


(V+ = 3V, T_A = +25°C, unless otherwise noted.)

















Pin Description

PIN					
MAX	4760	MAX	4761	NAME	FUNCTION
THIN QFN	UCSP	THIN QFN	UCSP	NAME	FUNCTION
1	A1	1	A1	NC1	Analog Switch 1, Normally Closed Terminal 1
2	B2	2	B2	COM2	Analog Switch 2, Common Terminal 2
3	A2	3	A2	NC2	Analog Switch 2, Normally Closed Terminal 2
4	А3	4	А3	INA	Logic Control Digital Input for the MAX4760 Switch 1 and Switch 2. Digital control input for all MAX4761 switches.
5	C3, D4	5	C3, D4	V+	Positive Supply Voltage
6	A4	_	_	INB	Logic Control Digital Input for Switches 3 and 4
7	A5	7	A5	NC3	Analog Switch 3, Normally Closed Terminal 3
8	B5	8	B5	COM3	Analog Switch 3, Common Terminal 2
9	A6	9	A6	NC4	Analog Switch 4, Normally Closed Terminal 4
10	В6	10	B6	COM4	Analog Switch 4, Common Terminal 4
11, 14, 17, 29, 32, 35	_	6, 11, 14, 17, 24, 29, 32, 35	A4, F3	N.C.	No Connection. Not internally connected.
12	C5	12	C5	NO3	Analog Switch 3, Normally Open Terminal 3
13	C6	13	C6	NO4	Analog Switch 4, Normally Open Terminal 4
15	D6	15	D6	NO8	Analog Switch 8, Normally Open Terminal 8
16	D5	16	D5	NO7	Analog Switch 7, Normally Open Terminal 7
18	E6	18	E6	COM8	Analog Switch 8, Common Terminal 8
19	F6	19	F6	NC8	Analog Switch 8, Normally Closed Terminal 8
20	E5	20	E5	COM7	Analog Switch 7, Common Terminal 7
21	F5	21	F5	NC7	Analog Switch 7, Normally Closed Terminal 7
22	F4	_		IND	Logic Control Digital Input for Switches 7 and 8
23	C4, D3	23	C4, D3	GND	Ground
24	F3	_	_	INC	Logic Control Digital Input for Switches 5 and 6
25	F2	25	F2	NC6	Analog Switch 6, Normally Closed Terminal 2
26	E2	26	E2	COM6	Analog Switch 6, Common Terminal 6
27	F1	27	F1	NC5	Analog Switch 5, Normally Closed Terminal 5
28	E1	28	E1	COM5	Analog Switch 5, Common Terminal 5
30	D2	30	D2	NO6	Analog Switch 6, Normally Open Terminal 6
31	D1	31	D1	NO5	Analog Switch 5, Normally Open Terminal 5
33	C1	33	C1	NO1	Analog Switch 1, Normally Open Terminal 1
34	C2	34	C2	NO2	Analog Switch 2, Normally Open Terminal 1
36	B1	36	B1	COM1	Analog Switch 1, Common Terminal 1
_	_	22	F4	ĒN	Output Enable, Active Low
EP	_	EP	_	EP	Exposed Pad, Connect to GND.

MIXIM

Detailed Description

The MAX4760 quad double-pole/double-throw (DPDT) and the MAX4761 octal single-pole/double-throw (SPDT) analog switches operate from a single +1.8V to +5.5V supply. These devices are fully specified for +3V applications.

The MAX4760/MAX4761 have a guaranteed 3.5Ω (max) on-resistance to switch data or audio signals. The low 25pF capacitance and 0.2ns change in skew makes them ideal for data switching applications. The MAX4760 has 4 logic inputs to control two switches in pairs and the MAX4761 has one logic control input and an enable input $\overline{(EN)}$ to disable the switches.

Applications Information

Digital Control Inputs

The MAX4760/MAX4761 logic inputs accept up to +5.5V regardless of the supply voltage. For example, with a +3.3V supply, IN_ can be driven low to GND and high to +5.5V, which allows mixed logic levels in a system. Driving the control logic inputs rail-to-rail also minimizes power consumption. For a +3V supply voltage, the logic thresholds are 0.5V (low) and 1.4V (high).

For the MAX4761, drive \overline{EN} low to enable. When \overline{EN} is high, COM_ is high impedance.

Analog Signal Levels

Analog signal inputs over the full voltage range (0V to V+) are passed through the switch with minimal change in onresistance (see the *Typical Operating Characteristics*). The switches are bidirectional so NO_, NC_, and COM_ can be either inputs or outputs.

Power-Supply Bypassing

Power-supply bypassing improves noise margin and prevents switching noise from propagating from the V+ supply to other components. A 0.1µF capacitor connected from V+ to GND is adequate for most applications.




Figure 1. Overvoltage Protection Using an External Blocking Diode

Power-Supply Sequencing

CMOS devices require proper power-supply sequencing. Always apply V+ before the analog signals, especially if the input signal is not current limited. If sequencing is not possible, and the input signal is not current limited to less than 20mA, add a small-signal diode (Figure 1). Adding the diode reduces the analog range to a diode drop (0.7V) below V+ and increases the on-resistance slightly. The maximum supply voltage must not exceed +6V at any time.

_UCSP Applications Information

For the latest application details on UCSP construction, dimensions, tape carrier information, printed circuit board techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, go to the Maxim website at www.maxim-ic.com/ucsp for the Application Note, "UCSP—A Wafer-Level Chip-Scale Package."

Timing Circuits/Timing Diagrams




Figure 2. Switching Time




Figure 3. Break-Before-Make Interval

Timing Circuits/Timing Diagrams (continued)




Figure 4. Input/Output Skew Timing Diagram




Figure 5. Charge Injection

Timing Circuits/Timing Diagrams (continued)





Figure 6. On-Loss, Off-Isolation, and Crosstalk


CAPACITANCE METER T = 1MHz T = 1MHz T = 10nF V+ COM_ MAX4760 MAX4761 IN NC_ or NO_ GND GND

Figure 7. Channel On-/Off-Capacitance


Typical Operating Circuit



Pin Configurations/Truth Tables



Pin Configurations/Truth Tables (continued)



Chip Information

TRANSISTOR COUNT: 1432


PROCESS: CMOS

_Ordering Information (continued)

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX4761EWX+T	-40°C to +85°C	36 UCSP	AS27Y-2Z
MAX4761ETX	-40°C to +85°C	36 Thin QFN (6mm x 6mm)	AS27Y-2Z

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



	COMMON DIMENSIONS									
PKG.	PKG. 36L 6x6				40L 6x6	1		48L 6x6	,	
SYMBOL	MN.	NOM.	MAX.	MIN.	NOM.	MAX.	MN.	NOM.	MAX.	
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	
A1	0	0.02	0.05	0	0.02	0.05	0	-	0.05	
A2	0,20 REF.				0.20 REF.			0.20 REF.		
ь	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25	
D	5.90	6.00	6.10	5.90	6.00	6.10	5.90	6.00	6.10	
Ε	5.90	6.00	6.10	5.90	6.00	6.10	5.90	6.00	6.10	
		0.50 BSC		0.50 BSC.			0.40 BSC.			
k	0.25	-	-	0.25	-	-	0.25	-	-	
L	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50	
N	36			40			48			
ND	9			10			12			
NE	9			10			12			
JEDEC		WJJD-1			WJJD-2		I —	_		

EXPOSED PAD VARIATIONS									
PKG.		D2		E2					
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.			
T3666-2	3.60	3.70	3.80	3,60	3.70	3.80			
T3666-3	3.60	3.70	3.80	3.60	3.70	3.80			
T3666N-1	3.60	3.70	3.80	3.60	3.70	3.80			
T3666MN-1	3.60	3.70	3,80	3.60	3.70	3,80			
T4066-2	4.00	4.10	4.20	4.00	4.10	4.20			
T4066-3	4.00	4.10	4.20	4.00	4.10	4,20			
T4066-4	4.00	4,10	4.20	4.00	4.10	4,20			
T4066-5	4.00	4,10	4.20	4.00	4.10	4,20			
T4866-1	4.40	4.50	4.60	4.40	4.50	4.60			
T4866-2	4.40	4.50	4.60	4.40	4.50	4.60			

- NUIES:
 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
 3. N IS THE TOTAL NUMBER OF TERMINALS.

 THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED VITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.

 AD DIMENSION to APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30
- DIMENSION & APPLIES ID METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 MM AND MM FROM TERMINAL TIP.

 6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.

 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

 COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

 9. DRAVING CONFORMS TO JEDEC MD220, EXCEPT FOR 0.4MM LEAD PITCH PACKAGE T4866-1.

- 10. VARPAGE SHALL NOT EXCEED 0.10 mm.

 MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.


 12. NUMBER OF LEADS SHOWN FOR REFERENCE ONLY.

-DRAWING NOT TO SCALE-



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



_Revision History

Pages changed at Rev 3: 1, 12, 14

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.







WHAT'S NE

PPODLICTS

SOLUTIONS

DESIGN

NOTES S

UPPORT

BUY

COMPAN

MEMBERS

MAX4761

Part Number Table

Notes:

- 1. See the MAX4761 QuickView Data Sheet for further information on this product family or download the MAX4761 full data sheet (PDF, 336kB).
- 2. Other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales.
- 3. Didn't Find What You Need? Ask our applications engineers. Expert assistance in finding parts, usually within one business day.
- 4. Part number suffixes: T or T&R = tape and reel; + = RoHS/lead-free; # = RoHS/lead-exempt. More: See full data sheet or Part Naming Conventions.
- 5. * Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the product uses.

Part Number	Free Sample	Buy Direct	Package: TYPE PINS SIZE DRAWING CODE/VAR *	Temp	RoHS/Lead-Free? Materials Analysis
MAX4761ETX+T			THIN QFN;36 pin;6x6x0.8mm Dwg: 21-0141H (PDF) Use pkgcode/variation: T3666+3*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX4761ETX+			THIN QFN;36 pin;6x6x0.8mm Dwg: 21-0141H (PDF) Use pkgcode/variation: T3666+3*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX4761ETX			THIN QFN;36 pin;6x6x0.8mm Dwg: 21-0141H (PDF) Use pkgcode/variation: T3666-3*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4761ETX-T			THIN QFN;36 pin;6x6x0.8mm Dwg: 21-0141H (PDF) Use pkgcode/variation: T3666-3*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4761EBX			UCSP;32 pin; Dwg: 21-0082K (PDF) Use pkgcode/variation: B36-2*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4761EBX-T			UCSP;32 pin; Dwg: 21-0082K (PDF) Use pkgcode/variation: B36-2*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis

Didn't Find What You Need?

CONTACT US: SEND US AN EMAIL

Copyright 2007 by Maxim Integrated Products, Dallas Semiconductor • Legal Notices • Privacy Policy