

ANALOG 1.5 1/ 011 R0313tan.52, DEVICES ±15 V/12 V/±5 V, iCMOS, Dual SPDT Switch

ADG1436-EP **Enhanced Product**

FEATURES

1.5 Ω on resistance 0.28 Ω on-resistance flatness 0.1 Ω on-resistance match between channels Continuous current per channel up to 260 mA Fully specified at +12 V, $\pm 15 \text{ V}$, and $\pm 5 \text{ V}$ No Vss supply required 3 V logic-compatible inputs **Rail-to-rail operation** 16-lead TSSOP package

APPLICATIONS

Automatic test equipment Data acquisition systems Battery-powered systems Sample-and-hold systems **Audio signal routing** Military communications **Aviation**

ENHANCED PRODUCT FEATURES

Supports defense and aerospace applications (AQEC standard) Military temperature range (-55°C to +125°C) Controlled manufacturing baseline 1 assembly/test site 1 fabrication site **Product change notification** Qualification data available on request

GENERAL DESCRIPTION

The ADG1436-EP is a monolithic complementary metal-oxide semiconductor (CMOS) device containing two independently selectable SPDT switches. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. Both switches exhibit break-beforemake switching action for use in multiplexer applications.

The ADG1436-EP is designed on an iCMOS® process. iCMOS (industrial CMOS) is a modular manufacturing process combining high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog integrated circuits (ICs) capable of 33 V operation in a

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, iCMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The on-resistance profile is very flat over the full analog input range, ensuring excellent linearity and low distortion when switching audio signals in military communication. iCMOS construction ensures ultralow power dissipation, making the part ideally suited for avionics and battery-powered instruments. Additional application and technical information can be found in the ADG1436 data sheet.

TABLE OF CONTENTS

reatures]
Applications	I
Enhanced Product Features	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3
15 V Dual Supply	3
12 V Single Supply	

5 V Dual Supply	5
Absolute Maximum Ratings	6
Thermal Resistance	6
ESD Caution	6
Pin Configurations and Function Descriptions	7
Truth Table For Switches	7
Typical Performance Characteristics	8
Outline Dimensions	10
Ordering Guide	10

REVISION HISTORY

8/2018—Revision 0: Initial Version

SPECIFICATIONS

15 V DUAL SUPPLY

 V_{DD} = 15 V \pm 10%, V_{SS} = –15 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	−55°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		V _{DD} to V _{SS}	V	
On Resistance, R _{ON}	1.5		Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	1.8	2.6	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On-Resistance Match Between Channels, ΔR _{ON}	0.1		Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	0.18	0.21	Ω max	
On-Resistance Flatness, R _{FLAT(ON)}	0.28		Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	0.36	0.45	Ω max	
Continuous Current Per Channel ¹	260	100	mA max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
LEAKAGE CURRENTS				$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, I _s (Off)	±0.04		nA typ	$V_S = \pm 10 \text{ V}, V_S = \pm 10 \text{ V}$
	±0.55	±12.5	nA max	
Drain Off Leakage, I _D (Off)	±0.04		nA typ	$V_S = \pm 10 \text{ V}, V_S = \pm 10 \text{ V}$
3,,,,,	±0.55	±12.5	nA max	
Channel On Leakage, I _D , I _S (On)	±0.1		nA typ	$V_S = V_D = \pm 10 \text{ V}$
3 , -, -, -, -, -, -, -, -, -, -, -, -, -	±2	±35	nA max	
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.0	V min	
Input Low Voltage, V _{INL}		0.8	V max	
Input Current, I _{INL} or I _{INH}	0.005	0.0	μA typ	$V_{IN} = V_{GND}$ or V_{DD}
input current, fine of fine	0.003	±0.1	μA max	VIII — VGIND CI VDD
Digital Input Capacitance, C _{IN}	3.5	Δ0.1	pF typ	
DYNAMIC CHARACTERISTICS ¹	3.3		pi typ	
Transition Time, transition	125		ns typ	$R_L = 300 \Omega, C_L = 35 pF$
Transition Time, transition	170	245	ns max	$V_{S} = 10 \text{ V}$
Dunal, Dafava Maka Timaa Dalay, t		245		•
Break-Before-Make Time Delay, t _{BBM}	20	10	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	20	10	ns min	$V_{S1} = V_{S2} = +10 \text{ V}$
Charge Injection	-20		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}$
Off Isolation	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$
Channel-to-Channel Crosstalk	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$
Total Harmonic Distortion + Noise	0.011		% typ	$R_L = 110 \Omega$, 15 V p-p, $f = 20 \text{ Hz to } 20 \text{ kHz}$
-3 dB Bandwidth	110		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$
Insertion Loss	-0.18		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$
C _s (Off)	23		pF typ	$f = 1 \text{ MHz}, V_S = 0 \text{ V}$
C _D (Off)	50		pF typ	$f = 1 \text{ MHz}, V_S = 0 \text{ V}$
C_D , C_S (On)	120		pF typ	$f = 1 \text{ MHz}, V_S = 0 \text{ V}$
POWER REQUIREMENTS				$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
I _{DD}	0.001		μA typ	Digital inputs = 0 V or V_{DD}
		1	μA max	
I_{DD}	170		μA typ	Digital input = 5 V
		285	μA max	
I _{SS}	0.001		μΑ typ	Digital inputs = 0 V, 5 V, or V _{DD}
		1.0	μA max	
V_{DD}/V_{SS}		±4.5/±16.5	V min/max	GND = 0 V

 $^{^{\}rm 1}\,\mbox{Guaranteed}$ by design, not subject to production test.

12 V SINGLE SUPPLY

 V_{DD} = 12 V ± 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-55°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 V to V _{DD}	V	
On Resistance, Ron	2.8		Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$
	3.5	4.8	Ω max	$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match Between Channels, ΔR _{ON}	0.13		Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$
	0.21	0.25	Ω max	
On-Resistance Flatness, R _{FLAT(ON)}	0.6		Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$
	1.1	1.3	Ω max	
Continuous Current Per Channel ¹	240	100	mA max	$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
LEAKAGE CURRENTS				$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.04		nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}$
	±0.55	±12.5	nA max	
Drain Off Leakage, I _D (Off)	±0.04		nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}$
	±0.55	±12.5	nA max	
Channel On Leakage, ID, Is (On)	±0.1		nA typ	$V_S = V_D = 1 \text{ V or } 10 \text{ V}$
	±1	±35	nA max	
DIGITAL INPUTS				
Input High Voltage, V _{INH}		2.0	V min	
Input Low Voltage, V _{INL}		0.8	V max	
Input Current, I _{INL} or I _{INH}	0.001		μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
•		±0.1	μA max	
Digital Input Capacitance, C _{IN}	3.5		pF typ	
DYNAMIC CHARACTERISTICS ¹				
Transition Time, ttransition	200		ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	270	350	ns max	$V_S = 8 V$
Break-Before-Make Time Delay, tbbM	70		ns typ	$R_L = 300 \Omega, C_L = 35 pF$
·		10	ns min	$V_{S1} = V_{S2} = 8 V$
Charge Injection	30		pC typ	$V_S = 6 V$, $R_S = 0 \Omega$, $C_L = 1 nF$
Off Isolation	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$
Channel-to-Channel Crosstalk	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$
–3 dB Bandwidth	78		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$
Insertion Loss	-0.3		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$
C _s (Off)	40		pF typ	$f = 1 MHz, V_S = 6 V$
C _D (Off)	80		pF typ	$f = 1 \text{ MHz}, V_S = 6 \text{ V}$
C_D , C_S (On)	140		pF typ	$f = 1 \text{ MHz}, V_S = 6 \text{ V}$
POWER REQUIREMENTS				V _{DD} = 13.2 V
I _{DD}	0.001		μA typ	Digital inputs = 0 V or V _{DD}
		1.0	μA max	
I _{DD}	170		μΑ typ	Digital inputs = 5 V
		285	μA max	
V_{DD}		5/16.5	V min/max	$GND = 0 V$, $V_{SS} = 0 V$

¹ Guaranteed by design, not subject to production test.

5 V DUAL SUPPLY

 V_{DD} = 5 V \pm 10%, V_{SS} = –5 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	−55°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		V _{DD} to V _{SS}	V	
On Resistance, Ron	3.3		Ωtyp	$V_S = \pm 4.5 \text{ V, } I_S = -10 \text{ mA}$
	4	5.4	Ω max	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On-Resistance Match Between Channels, ΔRon	0.13		Ωtyp	$V_S = \pm 4.5 \text{ V, } I_S = -10 \text{ mA}$
	0.22	0.25	Ω max	
On-Resistance Flatness, R _{FLAT(ON)}	0.9		Ωtyp	$V_S = \pm 4.5 \text{ V, } I_S = -10 \text{ mA}$
	1.1	1.31	Ω max	
Continuous Current Per Channel ¹	240	100	mA max	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
LEAKAGE CURRENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.03		nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}$
	±0.2	±12.5	nA max	15 2 10 1, 15 1 10 1
Drain Off Leakage, I _D (Off)	±0.03		nA typ	V - 145VV - 745V
	±0.2	±12.5	nA max	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}$
Channel On Leakage L. L. (On)	±0.2 ±0.05	±12.5	nA max	$V_S = V_D = \pm 4.5 \text{ V}$
Channel On Leakage, I _D , I _S (On)		±35	nA typ	$VS = VD = \pm 4.5 V$
DIGITAL INPUTS	±0.25	±33	HA IIIax	
		2.0	V min	
Input High Voltage, V _{INH}			V max	
Input Low Voltage, V _{INL}	0.001	0.8	1	W W 55W
Input Current, I _{INL} or I _{INH}	0.001	.01	μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
Digital Innut Canaditanaa C	2.5	±0.1	μA max	
Digital Input Capacitance, C _{IN}	3.5		pF typ	
DYNAMIC CHARACTERISTICS ¹	24.0			2 200 0 6 25 5
Transition Time, transition	310	545	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	445	565	ns max	$V_S = 3 V$
Break-Before-Make Time Delay, t _{BBM}	80		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
		10	ns min	$V_{S1} = V_{S2} = 3 V$
Charge Injection	30		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}$
Off Isolation	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$
Channel-to-Channel Crosstalk	-80		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$
Total Harmonic Distortion + Noise	0.03		% typ	$R_L = 110 \Omega$, 2.5 V pp, $f = 20 \text{ Hz to } 20 \text{ kHz}$
–3 dB Bandwidth	85		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$
Insertion Loss	-0.28		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$
C _S (Off)	33		pF typ	$V_S = 0 V, f = 1 MHz$
C_D (Off)	65		pF typ	$V_S = 0 V, f = 1 MHz$
C_D, C_S (On)	145		pF typ	$V_S = 0 V, f = 1 MHz$
POWER REQUIREMENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
lod	0.001		μA typ	Digital inputs = 0 V or V _{DD}
		1.0	μA max	
Iss	0.001		μA typ	Digital inputs = 0 V or V_{DD}
		1.0	μA max	
V_{DD}/V_{SS}		±4.5/±16.5	V min/max	GND = 0 V

¹ Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

Parameter	Ratings
V _{DD} to V _{SS}	35 V
V_{DD} to GND	−0.3 V to +25 V
V _{SS} to GND	+0.3 V to -25 V
Analog Inputs ¹	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V or}$ 30 mA, whichever occurs first
Digital Inputs ¹	GND $- 0.3 \text{ V}$ to $\text{V}_{\text{DD}} + 0.3 \text{ V}$ or 30 mA, whichever occurs first
Peak Current, S or D	600 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Power Dissipation ²	See Figure 2
Operating Temperature Range	−55°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
Reflow Soldering Peak Temperature, Pb-Free	260(+0/-5)°C

¹ Overvoltages at IN, S, and D are clamped by internal diodes. Current must be limited to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

Table 5. Thermal Resistance

Package Type ¹	θ _{JA}	Unit
RU-16	112	°C/W

¹ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board. See JEDEC JESD-51.




Figure 2. Maximum Power Dissipation vs. Ambient Temperature

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² Calculated based on Table 3 model.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Function
1	IN1	Logic Control Input.
2	S1A	Source Terminal. Can be an input or output.
3	D1	Drain Terminal. Can be an input or output.
4	S1B	Source Terminal. Can be an input or output.
5	Vss	Most Negative Power Supply Potential.
6	GND	Ground (0 V) Reference.
7, 8, 14 to 16	NC	No Connect.
9	IN2	Logic Control Input.
10	S2A	Source Terminal. Can be an input or output.
11	D2	Drain Terminal. Can be an input or output.
12	S2B	Source Terminal. Can be an input or output.
13	V_{DD}	Most Positive Power Supply Potential.

TRUTH TABLE FOR SWITCHES

Table 7. Truth Table

INx	SxA	SxB
0	Off	On
1	On	Off

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance vs. V_S or V_D for Different Temperatures, 15 V Dual Supply




Figure 5. On Resistance vs. V_5 or V_D for Different Temperatures, 5 V Dual Supply




Figure 6. On Resistance vs. V_S or V_D for Different Temperatures, Single Supply




Figure 7. Transition Time vs. Temperature




Figure 8. Leakage Currents vs. Temperature, 5 V Dual Supply




Figure 9. Leakage Currents vs. Temperature, 12 V Single Supply





Figure 10. Leakage Currents vs. Temperature, 15 V Dual Supply

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 11. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADG1436TRUZ-EP	−55°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG1436TRUZ-EPR7	−55°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16

 $^{^{1}}$ Z = RoHS Compliant Part.