

PFC Controller with Critical Conduction Mode

General Description

The RT7300B is an active Power Factor Correction (PFC) controller with critical conduction mode (CRM) operation that is designed to meet line current harmonic regulations for the applications of AC/DC adapters, electronic ballasts and medium off-line power converters (<300W). The CRM and Feed-Forward schemes provide near unity power factor across a wide range of input voltages and output powers.

The totem-pole gate driver with 600mA sourcing current and 800mA sinking current provides powerful driving capability for power MOSFET to improve conversion efficiency. The RT7300B features an extra low start-up current ($\leq 20 \mu A$) and supports a disable function to reduce power consumption in standby mode, which makes it easy to comply with energy saving regulations such as Blue Angel, Energy Star and Energy 2000.

This controller integrates comprehensive safety protection functions for robust designs including input under voltage lockout, output over voltage protection, under voltage protection and cycle-by-cycle current limit.

The RT7300B is a cost-effective solution for PFC power converter with minimum external components. It is available in the SOP-8 package.

Features


- Critical Conduction Mode (CRM) Operation
- Constant On-Time Control (Voltage Mode)
- Near Unity Power Factor
- Ultra Low Start-up Current (<20μA)
- Input Voltage Feed-Forward Compensation
- Wide Supply Voltage Range from 12V to 25V
- Totem Pole Gate Driver with 600mA/-800mA
- Maximum Frequency Clamping (120kHz)
- DCM THD Optimization
- Fast Dynamic Response
- Light Load Burst Mode Operation
- Disable Function
- Maximum/Minimum On-Time Limit
- Cycle-by-Cycle Current Limit
- Output Over Voltage Protection (OVP)
- Under Voltage Lockout (UVLO)
- RoHS Compliant and Halogen Free

Applications


- Electrical Lamp Ballast
- LED Lighting
- AC/DC Adapter/Charger for Desktop PC, NB, TV, Monitor, Etc.
- Entry-Level Server, Web Server

Simplified Application Circuit

PSR Converter




SSR Converter



Copyright © 2014 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation



Ordering Information



Note:


Richtek products are:

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Marking Information




Pin Configurations



Functional Pin Description

Pin No.	Pin Name	Pin Function			
1	INV	Inverting Input of the Internal Error Amplifier. Connect a resistive divider from output voltage to this pin for voltage feedback. It also used for OVP and UVP detections.			
2	COMP	Output of the Internal Error Amplifier. Connect a compensation network between this pand GND for dynamic load performance.			
3	FF	Feed-Forward Input for Line Voltage. This pin senses the line input voltage via a resistive divider. Connect a suitable capacitor to filter out the line voltage ripple & noise.			
4	cs	Current Sense Input. The current sense resistor between this pin and GND is used current limit setting.			
5	ZCD	Zero Current Detection Input. Input from secondary winding of PFC choke for detecting demagnetization timing of PFC choke. This pin also can be used to enable/disable the controller.			
6	GND	Ground of the Controller.			
7	GD	Gate Driver Output for External Power MOSFET.			
8	VDD	Supply Voltage Input. The controller will be enabled when VDD exceeds V _{ON_TH} (16V typ.) and disabled when VDD decreases lower than V _{OFF_TH} (9V typ.).			

Function Block Diagram





Operation

Critical Conduction Mode (CRM)

The Critical Conduction Mode is also called Transition Mode or Boundary Mode. Figure 1 shows the CRM operating at the boundary between Continuous Conduction Mode (CCM) and Discontinuous Conduction Mode (DCM).

In CRM, the power switch turns on immediately when the inductor current decreases to zero. The CRM is the preferred control method for medium power (<300W) applications due to the features of zero current switching and lower peak current than that in DCM.




Figure 1. Inductor Current of DCM, CRM and CCM

Constant On-Time Voltage Mode Control

Figure 2 shows a typical flyback converter. When the MOSFET turns on with a fixed on-time (ton), the inductor current can be calculated by the following equation (1).




Figure 2. Typical flyback Converter

$$I_{L_PK} = \frac{V_{IN}}{L_{PFC}} \times T_{ON}$$
 (1)

If the input voltage is a sinusoidal waveform and rectified by a bridge rectifier, the inductor current can be expressed with equation (2). When the converter operates in CRM with constant on-time voltage mode

control, the envelope of inductor peak current will follow the input voltage waveform with in-phase. The average inductor current will be half of the peak current shown as Figure 3. Therefore, the near unity power factor is easy to be achieved by this control scheme.

$$I_{L_pk} \times |\sin\theta| = \frac{V_{IN_pk} \times |\sin\theta| \times T_{ON}}{L_{PFC}}$$
 (2)




Figure 3. Inductor Current of CRM with Constant On-Time Voltage Mode Control

Under Voltage Lockout

The controller will be enabled when VDD exceeds V_{ON_TH} (16V typ.) and disabled when VDD decreases lower than $V_{OFF\ TH}$ (9V typ.).

The maximum VDD voltage is set at 27V typically for over voltage protection shown as Figure 4. An internal 29V zener diode is also used to avoid over voltage stress for the internal circuits.

When the VDD is available, the precise reference is generated for internal circuitries such as Error Amplifier, Current Sense, OVP, UVP. The internal reference equips with excellent temperature coefficient performance so that the RT7300B can be operated in varied environments.

Copyright © 2014 Richtek Technology Corporation. All rights reserved.






Figure 4. VDD and UVLO

Feedback Voltage Detection

Figure 5 shows the feedback voltage detection circuit. The INV pin is the inverting input of the Error Amplifier with 1.5V reference voltage. Over voltage protection is provided with threshold voltage 1.65V. If the INV voltage is over 1.65V, the gate driver will be disabled to prevent output over voltage condition or feedback open condition. Although the INV is an input pin with high impedance, it is suggested that the bias current of the potential divider should be over 30µA for noise immunity.




Figure 5. Feedback Voltage Detection

Transconductance Error Amplifier

The RT7300B implements transconductance error amplifier with non-linear GM design to regulate the Boost output voltage and provide fast dynamic response. The transconductance value is $100\mu A/V$ in normal operation. When the INV voltage increases over 1.65V or decreases under 1.35V, the output of error amplifier will source or sink 1mA maximum current at COMP pin respectively shown as Figure 6. Thus, the non-linear GM design can provide fast response for the dynamic load of PFC converters even though the bandwidth of control loop is lower than line frequency.




Figure 6. Non-linear GM

Feed-Forward Compensation

The FF pin is an input pin with high impedance to detect the line input voltage shown as Figure 7. A proper voltage divider should be applied to sense the line voltage after bridge diode rectifier. Since the FF voltage is proportional to the line input voltage, it provides a feed-forward signal to compensate the loop bandwidth for high line and low line input conditions.




Figure 7. FF Detection Circuit

The constant on-time, ToN, can be derived from the following equations.

$$\begin{split} P_i &= \frac{1}{4} \times V_{IN_pk} \times I_{L_pk} \times \frac{T_{ON}}{T_S} & I_{L_pk} &= \frac{V_{IN_pk}}{L_{PFC}} \times T_{ON} \\ P_i &= \frac{1}{4} \times V_{IN_pk} \times \frac{V_{IN_pk}}{L_{PFC}} \times T_{ON} \times \frac{T_{ON}}{T_S} = \frac{1}{4} \times \frac{V_{IN_pk}^2}{L_{PFC}} \times T_{ON} \times \frac{T_{ON}}{T_S} \\ \Rightarrow T_{ON} &= \frac{2 \times \sqrt{P_i \times L_{PFC} \times T_S}}{V_{IN_pk}} \end{split} \tag{3}$$

www.richtek.com

In RT7300B, the T_{ON} is implemented by a constant current charging a capacitor till V_{Comp} threshold voltage is reached. Therefore, the T_{ON} is a function of V_{Comp} .

$$T_{ON} = \frac{C_{ramp} \times V_{Comp}}{I_{ramp}}$$
 (4)

Then, the V_{Comp} can be derived from equation (3) and (4).

$$\frac{2 \times \sqrt{P_i \times L_{PFC} \times T_S}}{V_{IN_pk}} = \frac{C_{ramp} \times V_{Comp}}{i_{ramp}}$$

$$V_{Comp} = \frac{2 \times \sqrt{P_i \times L_{PFC} \times T_S}}{V_{IN_pk}} \times \frac{i_{ramp}}{C_{ramp}}$$
(5)

According to equation (5), the V_{Comp} is reversely proportional to the input voltage so that the V_{Comp} has a large variation for the change of line voltage between high and low input voltages. This variation will impact T_{ON} , Burst mode entry level and loop bandwidth.

In order to compensate the variation, the I_{ramp} is designed to be proportional to the input voltage shown as equation (6).

$$i_{ramp}(V_{IN_pk}) = k \times V_{IN_pk} \times gm_{ramp}$$
 (6)

$$V_{Comp}(FF) = \frac{\sqrt{P_i \times L_{PFC} \times T_S} \times gm_{ramp}}{C_{ramp}}$$
 (7)

When k=0.5, the V_{comp} is compensated to be proportional to the power only. So, the T_{ON} will be stable to support good power factor for high and low line voltage conditions.

Ramp Generator

The RT7300B provides constant on-time voltage mode control to achieve near unity power factor for the CRM boost converters. Figure 8 shows the Ramp Generator with Feed-Forward compensation and THD optimization circuit for the constant on-time operation.




Figure 8. Ramp Generator

The charging current of ramp generator is modulated

following the squared FF voltage with line voltage compensation and the THD optimization scheme is implemented to compensate the harmonic distortion when the converter is operated in DCM.

ZCD and Enable Function

In CRM operation, when the power switch turns on, the inductor current increases linearly to the peak value. When the power switch turns off, the inductor current decreases linearly to zero. The zero current can be detected by the ZCD pin with the auxiliary winding of Boost inductor.

Figure 9 and Figure 10 show the ZCD block diagram and related waveforms. The ZCD block diagram provides zero current detection, voltage clamp and shutdown control functions. When the inductor current decreases to zero, the auxiliary winding voltage will turn from high to low. Once the ZCD voltage decreases to the V_{ZCDT} threshold, the controller will generate a signal for gate driver. The hysteresis voltage between the threshold V_{ZCDA} and V_{ZCDT} is designed to avoid mis-triggering. In order to prevent over voltage stress, the ZCD pin voltage is clamped at V_{ZCDH} if the input voltage is too high from the auxiliary winding and the ZCD pin voltage is clamped at V_{ZCDL} if the input voltage is lower than zero.




Figure 9.ZCD Block Diagram

The RT7300B provides shutdown function to save power consumption in standby mode. When the ZCD pin is pulled lower than 250mV, the gate driver will be turned off and operate in standby mode with low quiescent current less than $600\mu A$. Once the ZCD pin is released, the controller will be activated.

Copyright © 2014 Richtek Technology Corporation. All rights reserved.



The RT7300B also provides ZCD time-out detection function. If the controller runs at maximum frequency and there is no ZCD signal being detected after $4\mu s$ delay time, the PWM will be turned on for ZCD time-out detection.




Figure 10. ZCD Related Waveforms

DS7300B-00



Absolute Maximum Ratings	(Note 1)
Supply Voltage, VDD	

Gate Driver Output, GD	–0.3V to 20V
• Other Pins	–0.3V to 6V
 Power Dissipation, P_D @ T_A = 25°C 	
SOP-8	0.625W
Package Thermal Resistance (Note 2)	
SOP-8, θJA	160°C/W
Junction Temperature	150°C
Lead Temperature (Soldering, 10 sec.)	260°C

• ESD Susceptibility (Note 3)

- HBM (Human Body Model) ------ 2kV
- MM (Machine Model) ------200V

Recommended Operating Conditions (Note 4)

- Supply Voltage, VDD------12V to 25V

Electrical Characteristics

 $(V_{DD} = 15V, T_A = 25^{\circ}C, unless otherwise specification)$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
VDD Section						
VDD OVP Threshold Voltage	V _{OVP}		25.5	27	28.5	V
VDD OVP De-bounce Time				10		μS
VDD On Threshold Voltage	V _{ON_TH}		15	16	17	V
VDD Off Threshold Voltage	V _{OFF_TH}		8	9	10	V
Zener Voltage	Vz		29			V
Operating Supply Current	I _{DD_OP}	I _{ZCD} = 0, @ GATE = open, 70kHz			2.5	mA
Quiescent Current	IQ	Turn on in burst mode @ gate open			1.7	mA
Standby Current		PFC is disabled	1		0.6	mA
Start-Up Current	I _{DD_ST}	Before Von_th	-		20	μΑ
ZCD Section						
Upper Clamp Voltage	V _{ZC_DH}	I _{ZCD} = 2.5mA	4.5	4.8	5.5	٧
Lower Clamp Voltage	V _{ZC_DL}	I _{ZCD} = -2.5mA	0.3	0.65		٧
Arming Voltage	V _{ZC_DA}	(Note 5)		1.6		V
Trigger Voltage	Vzc_dt	(Note 5)		1		V
Delay Time Between Trigger Point and Gate Turn On				100	170	ns
Sourcing Current Capability			-2.5		-6.5	mA

Copyright © 2014 Richtek Technology Corporation. All rights reserved.




Sinking Current Cability Vaco_Dis	Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
Restart Voltage	Sinking Current Capability				2.5			mA
Pull-High Current After Disable BIAS Leakage Current of FF Pin 1 μA	Disable Voltage		V _{ZCD_DIS}				250	mV
FF Section	Restart Voltage		V _{ZCD_EN}		1			٧
Input Bias Current IBias	Pull-High Current A	After Disable			30	75	100	μΑ
Section Non-Inverting Input Reference VREF Including Offset, Full VDD Range 1.47 1.5 1.53 V	FF Section							
Non-Inverting Input Reference VREF Including Offset, Full VDD Range 1.47 1.5 1.53 V	Input Bias Current		IBIAS	Leakage Current of FF Pin			1	μΑ
INV Bias Current gm	GM Section							
Transconduction gm If VERROR < 0.25V 80 100 120 μA/V	Non-Inverting Inpu	t Reference	V _{REF}	Including Offset, Full VDD Range	1.47	1.5	1.53	٧
Non-linear Gm	INV Bias Current						-1	μΑ
COMP Maximum Voltage VCOMP_OP 4.25 V V V V V V V V	Transconduction		gm	If V _{ERROR} < 0.25V	80	100	120	μ A /V
PWM Section INV OVP Threshold Voltage 1.55 1.65 1.75 V	Non-linear Gm			Otherwise		1		mA
INV OVP Threshold Voltage 1.55 1.65 1.75 V	COMP Maximum \	/oltage	VCOMP_OP		4.25			V
INV OVP De-bounce Time	PWM Section							
Burst Mode Entry Level High VBURST_H Measure at COMP Pin 1.85 2.15 2.45	INV OVP Threshol	d Voltage			1.55	1.65	1.75	V
De-bounce Time of Burst Mode Country Co	INV OVP De-bound	ce Time				20		μS
Level Low VBURST_L Measure at COMP Pin 1.75 2.05 2.35 Level Low De-bounce Time of Burst Mode VFF=0.8V 70 mV/μs	Buret Mode Entry	Level High	V _{BURST_H}	Measure at COMP Pin	1.85	2.15	2.45	V
Ramp Slope VFF=0.8V 70 mV/μs Minimum On-Time $TON(MIN)_PFC = 3pF \times 2.5V / (IZCD \times 0.02), IZCD = 75μA$ 4.4 5.4 6.4 μs Current Sense Section Leading Edge Blanking Time $TLEB_PFC$ LEB + Delay (Note 6) 240 400 570 ns Current Sense Threshold Voltage VCS_PFC 0.35 0.4 0.45 V Gate Driver Section Rising Time TR $CL = 1nF$ 40 80 ns Falling Time TF $CL = 1nF$ 30 70 ns Gate Output Clamping Voltage $VCLAMP$ $VDD = 25V$ 13 V Internal Pull Low Resistor 12 $k\Omega$ Oscillator Section Valley Mask Time $TMASK$ 7 8.5 10 μ s Duration of Starter $TSTART$ $TSTART$ $TSTART$ $TSTART$ $TSTART$ $TSTART$	Burst Mode Entry	Level Low	V _{BURST_L}	Measure at COMP Pin	1.75	2.05	2.35	
Minimum On-Time $T_{ON(MIN)_PFC} = 3pF \times 2.5V / (I_{ZCD} \times 0.02), I_{ZCD} = 75\mu A}$ 4.4 5.4 6.4 μs Current Sense Section Leading Edge Blanking Time T_{LEB_PFC} LEB + Delay (Note 6) 240 400 570 ns Current Sense Threshold Voltage V_{CS_PFC} 0.35 0.4 0.45 V Gate Driver Section Rising Time T_R $C_L = 1nF$ 40 80 ns Falling Time T_F $C_L = 1nF$ 30 70 ns Gate Output Clamping Voltage V_{CLAMP} $V_{DD} = 25V$ 13 V Internal Pull Low Resistor 12 $K\Omega$ Oscillator Section Valley Mask Time T_{MASK} 7 8.5 10 μ_S Duration of Starter T_{START}	De-bounce Time of	f Burst Mode			1.5	2	4	μS
Current Sense Section Leading Edge Blanking Time TLEB_PFC LEB + Delay (Note 6) 240 400 570 ns Current Sense Threshold Voltage Vcs_PFC 0.35 0.4 0.45 V Gate Driver Section Rising Time T _R C _L = 1nF 40 80 ns Falling Time T _F C _L = 1nF 30 70 ns Gate Output Clamping Voltage V _{CLAMP} V _{DD} = 25V 13 V Internal Pull Low Resistor Voscillator Section Valley Mask Time T _{MASK} 7 8.5 10 μs Duration of Starter T _{START} 75 130 300 μs	Ramp Slope			VFF=0.8V		70		mV/μs
Leading Edge Blanking TimeTLEB_PFCLEB + Delay(Note 6)240400570nsCurrent Sense Threshold VoltageVCS_PFC0.350.40.45VGate Driver SectionRising TimeTR $C_L = 1nF$ 4080nsFalling TimeTF $C_L = 1nF$ 3070nsGate Output Clamping VoltageVCLAMPVDD = 25V13VInternal Pull Low Resistor12kΩOscillator SectionValley Mask TimeTMASK78.510 μ sDuration of StarterTSTART75130300 μ s	Minimum On-Time				4.4	5.4	6.4	μS
	Current Sense Se	ection						
VoltageVCS_PFC0.350.40.45VGate Driver SectionRising Time T_R $C_L = 1nF$ 4080nsFalling Time T_F $C_L = 1nF$ 3070nsGate Output Clamping Voltage V_{CLAMP} $V_{DD} = 25V$ 13 V Internal Pull Low Resistor12 $k\Omega$ Oscillator SectionValley Mask Time T_{MASK} 78.510 μ sDuration of Starter T_{START} 75130300 μ s	Leading Edge Blar	nking Time	T _{LEB_PFC}	LEB + Delay (Note 6)	240	400	570	ns
Rising Time T_R $C_L = 1nF$ $$ 40 80 ns Falling Time T_F $C_L = 1nF$ $$ 30 70 ns Gate Output Clamping Voltage V_{CLAMP} $V_{DD} = 25V$ $$ 13 $$ V Internal Pull Low Resistor T_{CLAMP} T_{CLAM		eshold	Vcs_pfc		0.35	0.4	0.45	V
Falling Time T_F $C_L = 1nF$ $$ 30 70 ns Gate Output Clamping Voltage V_{CLAMP} $V_{DD} = 25V$ $$ 13 $$ V Internal Pull Low Resistor $$ 12 $$ $k\Omega$ Oscillator Section T_{MASK} $T_{$	Gate Driver Section	on						
Gate Output Clamping Voltage V_{CLAMP} $V_{DD} = 25V$ $$ 13 $$ V Internal Pull Low Resistor $$ 12 $$ $k\Omega$ Oscillator Section Valley Mask Time T_{MASK} T_{START} $T_$	Rising Time		T _R	C _L = 1nF		40	80	ns
Internal Pull Low Resistor	Falling Time		T _F	C _L = 1nF		30	70	ns
Oscillator Section Valley Mask Time TMASK 7 8.5 10 μs Duration of Starter TSTART 75 130 300 μs	Gate Output Clamping Voltage		V _{CLAMP}	V _{DD} = 25V		13		V
Valley Mask Time T _{MASK} 7 8.5 10 μs Duration of Starter T _{START} 75 130 300 μs	Internal Pull Low Resistor					12		kΩ
Duration of Starter T _{START} 75 130 300 μs	Oscillator Section	1						
	Valley Mask Time		TMASK		7	8.5	10	μS
Maximum On-Time Ton(MAX)_PFC Maximum Ton(MAX)_PFC 50 μs	Duration of Starter		T _{START}		75	130	300	μS
	Maximum On-Time		T _{ON(MAX)} _PFC	Maximum T _{ON(MAX)_PFC}		50		μS

- Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability
- Note 2. θ_{JA} is measured at T_A = 25°C on a low effective thermal conductivity single-layer test board per JEDEC 51-3.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended
- **Note 4.** The device is not guaranteed to function outside its operating conditions.
- Note 5. Guaranteed by Design.
- Note 6. Leading edge blanking time and internal propagation delay time is guaranteed by design.




Typical Application Circuit

Typical PSR Application Circuit




Typical SSR Application Circuit





Copyright © 2014 Richtek Technology Corporation. All rights reserved.





Typical Operating Characteristics






























Application Information

Start-Up Circuit Design




Figure 11. Start-Up Circuit




Figure 12. Start-Up Waveforms of VDD and IDD

Figure 11 and Figure 12 show the equivalent start-up circuit and VDD waveform during start-up. In general, the start-up time (tstart) is required from system specification. The charging current (IchVDD) can be estimated by the following equation.

$$Ich_{VDD} = \frac{C_{VDD} \times V_{ON_TH}}{t_{start}}$$
 (8)

where CVDD is the capacitor connected between VDD and GND, V_{ON TH} is the power on threshold (16V typ.). The start-up resistor (R_{start}) connected between V_{CSIN} and VDD should be able to support the charging current (Ich_{VDD}), start-up current (I_{DD} _{ST}) and leakage current (I_{leakage}) of C_{VDD} before the VDD is supported by the auxiliary winding. The maximum start-up resistance can be calculated by the equation (9).

$$R_{Start} = \frac{\sqrt{2} \times Vin_{ac_min}}{I_{DD_ST} + I_{chvDD} + I_{leakage}}$$
(9)

where V_{IN ac min} is the minimum input voltage. Note that the start-up resistor must have adequate voltage rating for reliability. 2 resistors in series can be applied for most of applications.

For example, the system required start-up time is 3sec, VIN ac min = 75V and maximum IDD ST = 20μ A. If CVDD = 22μF is selected and the leakage current of C_{VDD} can be ignored, the start-up resistor should be less than 772kΩ.

The capacitor CFF is applied to filter out the input ripple voltage. The corner frequency should be lower than line frequency (fline). If the FF pin voltage is not flat, the PF and THD performance will be degraded.

$$\frac{1}{2\pi \times (R_{FF1} // R_{FF2}) \times C_{FF}} < 0.1 \times f_{line}$$
 (10)

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_{A}) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, TA is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For SOP-8 package, the thermal resistance, 0.1A, is 160°C/W on a standard JEDEC 51-3 single-layer thermal test board. The maximum power dissipation at TA = 25°C can be calculated by the following formula:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (160^{\circ}C/W) = 0.625W$ for SOP-8 package

The maximum power dissipation depends on the operating ambient temperature for fixed T_{J(MAX)} and thermal resistance, θ_{JA} . The derating curve in Figure 13 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 13. Derating Curve of Maximum Power Dissipation

Layout Considerations

A proper PCB layout can abate unknown noise interference and EMI issue in the switching power supply. Please refer to the guidelines when designing a PCB layout for switching power supply.

► The current path(1) from input capacitor, transformer, MOSFET, R_{CS} return to input capacitor is a high frequency current loop. The path(2) from GD pin,

- MOSFET, R_{CS} return to input capacitor is also a high frequency current loop. They must be as short as possible to decrease noise coupling and kept a space to other low voltage traces, such as IC control circuit paths, especially. Besides, the path(3) between MOSFET ground(b) and IC ground(d) is recommended to be as short as possible, too.
- ▶ It is good for reducing noise, output ripple and EMI issue to separate ground traces of input capacitor(a), MOSFET(b), auxiliary winding(c) and IC control circuit(d). Finally, connect them together on input capacitor ground(a). The areas of these ground traces should be kept large.
- ▶ Placing bypass capacitor for abating noise on IC is highly recommended. The capacitors C_{INV} and C_{CS} should be placed as close to controller as possible.
- ► In addition, apply sufficient copper area at the anode and cathode terminal of the diode for heat-sinking. It is recommended to apply a larger area at the quiet cathode terminal. A large anode area will induce high-frequency radiated EMI.





Figure 14. PCB Layout Guide

Copyright © 2014 Richtek Technology Corporation. All rights reserved.



Outline Dimension



Symbol	Dimensions	In Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
А	4.801	5.004	0.189	0.197	
В	3.810	3.988	0.150	0.157	
С	1.346	1.753	0.053	0.069	
D	0.330	0.508	0.013	0.020	
F	1.194	1.346	0.047	0.053	
Н	0.170	0.254	0.007	0.010	
I	0.050	0.254	0.002	0.010	
J	5.791	6.200	0.228	0.244	
М	0.400	1.270	0.016	0.050	

8-Lead SOP Plastic Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

DS7300B-00