

Sample &

Buy



**ADS1259-Q1** SLASE20 – MARCH 2014

# ADS1259-Q1 Automotive, 14.4-kSPS, 24-Bit Analog-to-Digital Converter With Integrated Low-Drift Reference

Technical

Documents

### 1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Following Results:
  - Temperature Grade 1: –40°C to 125°C
  - HBM ESD Classification 2
  - CDM ESD Classification C4B
- Programmable Data Rates: 10 SPS to 14.4 kSPS
- Single-Cycle Settling Digital Filter
- High Performance:
  - 21.3 ENOB at 1.2 kSPS
  - INL: 3 ppm
  - Offset Drift: 0.05 µV/°C
  - Gain Drift: 0.5 ppm/°C
- Internal Reference: 2.5 V, 10 ppm/°C Drift
- Internal 2% Accurate Oscillator
- Input Signal Out-of-Range Detection
- Optional Checksum and Redundant Data-Read Capability to Augment Data Integrity
- SPI™-Compatible Interface, Mode 1
- Analog Supply: 5 V or ±2.5 V
- Digital Supply: 2.7 V to 5 V

## 2 Applications

- Automotive Power Train
- Electrical Vehicles

## 3 Description

Tools &

Software

The ADS1259-Q1 is a precision, low-drift, 24-bit, analog-to-digital converter (ADC). The device can perform conversions at data rates up to 14.4 kSPS with high resolution and is therefore ideally suited to measure rapidly changing signals that have a wide dynamic range. An integrated low-noise, low-drift 2.5-V reference eliminates the need for an external voltage reference, thus reducing system cost and component count.

Support &

Community

**.**...


The converter uses a fourth-order, inherently stable, delta-sigma ( $\Delta\Sigma$ ) modulator that provides outstanding noise performance and linearity. The device can use the integrated oscillator, an external crystal, or an external clock as the ADC clock source.

A fast-responding input overrange detector flags the conversion data if an input overrange event occurs. To augment data integrity in noisy automotive environments the ADS1259-Q1 offers an optional checksum byte and a redundant conversion data-read capability.

The ADS1259-Q1 consumes 13 mW during operation and less than 25  $\mu$ W when powered down. TI offers the ADS1259-Q1 device in a TSSOP-20 package with full specification from -40°C to 125°C.

**Device Information** 

| ORDER NUMBER  | PACKAGE    | BODY SIZE       |
|---------------|------------|-----------------|
| ADS1259QPWRQ1 | TSSOP (20) | 6,5 mm × 4,4 mm |



### ADS1259-Q1 Simplified Block Diagram



# **Table of Contents**

1 Features ..... 1 2 Applications .....1 3 Description ..... 1 4 Revision History ..... 2 5 Terminal Configuration and Functions ...... 3 6 Specifications ...... 4 6.1 Absolute Maximum Ratings ...... 4 6.2 Handling Ratings ..... 4 6.3 Recommended Operating Conditions ...... 5


|   | 6.4 | Thermal Information                       | 5 |
|---|-----|---|---|
|   | 6.5 | Electrical Characteristics                | 6 |
| 7 | Res | idue                                      | 7 |
| 8 | Dev | ice Documentation and Support             | 8 |
|   | 8.1 | Trademarks                                | 8 |
|   | 8.2 | Electrostatic Discharge Caution           | 8 |
|   | 8.3 | Glossary                                  | 8 |
| 9 |     | hanical, Packaging, and Orderable rmation | 9 |

## **4** Revision History

| DATE       | REVISION | NOTES           |
|------------|----------|-----------------|
| March 2014 | *        | Initial release |



# **5** Terminal Configuration and Functions



#### **Terminal Functions**

| TERMINAL |             | TYPE           | DESCRIPTION  |  |  |  |  |
|----------|-------------|----------------|--|--|--|--|--|
| NO.      | NAME        | ТҮРЕ           | DESCRIPTION  |  |  |  |  |
| 1        | AINP        | Analog input   | Positive analog input  |  |  |  |  |
| 2        | AINN        | Analog input   | Negative analog input  |  |  |  |  |
| 3        | RESET/PWDN  | Digital input  | Reset or power down; reset is active-low; hold low for power down.                                     |  |  |  |  |
| 4        | START       | Digital input  | Start conversions, active-high   |  |  |  |  |
| 5        | SYNCOUT     | Digital output | Sync clock output (f <sub>(CLK)</sub> / 8)   |  |  |  |  |
| 6        | CS          | Digital input  | SPI chip-select, active-low  |  |  |  |  |
| 7        | SCLK        | Digital input  | SPI clock input  |  |  |  |  |
| 8        | DIN         | Digital input  | SPI data input   |  |  |  |  |
| 9        | DOUT        | Digital output | SPI data output  |  |  |  |  |
| 10       | DRDY        | Digital output | Data-ready output, active-low  |  |  |  |  |
| 11       | XTAL1/CLKIN | Digital input  | Internal oscillator: DGND<br>External clock: clock input<br>Crystal oscillator: external crystal1      |  |  |  |  |
| 12       | XTAL2       | Digital        | External crystal2, otherwise no connection   |  |  |  |  |
| 13       | BYPASS      | Analog         | Core voltage bypass. Connect a 1-µF capacitor to DGND.   |  |  |  |  |
| 14       | DGND        | Digital        | Digital ground   |  |  |  |  |
| 15       | DVDD        | Digital        | Digital power supply   |  |  |  |  |
| 16       | REFOUT      | Analog output  | Positive internal reference output. Connect a $1-\mu F$ capacitor, $C_{REFOUT}$ , to AVSS.             |  |  |  |  |
| 17       | REFP        | Analog input   | Positive reference input. Connect a 1- $\mu$ F capacitor, C <sub>REFIN</sub> , to REFN. <sup>(1)</sup> |  |  |  |  |
| 18       | REFN        | Analog input   | Negative reference input <sup>(1)</sup>  |  |  |  |  |
| 19       | AVSS        | Analog         | Negative analog power supply and negative internal reference output                                    |  |  |  |  |
| 20       | AVDD        | Analog         | Positive analog power supply   |  |  |  |  |

(1) Leave unused reference inputs unconnected or tie to AVDD.



### 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating ambient temperature range (unless otherwise noted)

|                                |   | MIN        | MAX        | UNIT |
|--------------------------------|---|------------|------------|------|
| AVDD to AVSS                   |   | -0.3       | 7          | V    |
| AVSS to DGND                   |   | -2.8       | 0.3        | V    |
| DVDD to DGND                   |   | -0.3       | 7          | V    |
| Analog input voltage           | AINN, AINP, REFN, REFP                        | AVSS – 0.3 | AVDD + 0.3 | V    |
| Digital input voltage          | CS, DIN, RESET/PDWN, SCLK, START, XTAL1/CLKIN | DGND – 0.3 | DVDD + 0.3 | V    |
| Input current, continuous      | Any terminal except supply terminals          | -10        | 10         | mA   |
| Operating junction temperature | e, T <sub>J</sub>                             | -40        | 150        | °C   |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 Handling Ratings

|                                   |  | MIN | МАХ | UNIT |
|-----------------------------------|--|-----|-----|------|
| T <sub>stg</sub>                  | Storage temperature range                                    | -60 | 150 | °C   |
| V (1)                             | Human-body model (HBM) ESD stress voltage <sup>(2)</sup>     | -2  | 2   | kV   |
| V <sub>(ESD)</sub> <sup>(1)</sup> | Charged-device model (CDM) ESD stress voltage <sup>(2)</sup> | -1  | 1   | kV   |

(1) Electrostatic discharge (ESD) to measure device sensitivity or immunity to damage caused by assembly-line electrostatic discharges into the device.

(2) Meets or exceeds the passing level per AEC-Q100.



### 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

|   |  | MIN               | NOM        | MAX                  | UNIT |  |
|---|--|-------------------|------------|----------------------|------|--|
| POWER SUPPLY                                  |  |                   |            |                      |      |  |
|   | AVDD to AVSS                           | 4.75              | 5.0        | 5.25                 | V    |  |
| Analog power supply                           | AVSS to DGND                           | -2.6              | -2.5       | 0                    | V    |  |
| Digital power supply                          | DVDD to DGND                           | 2.7               | 3.3        | 3.3 5.25             |      |  |
| ANALOG INPUTS                                 | 1                                      |                   |            | ·                    |      |  |
| Absolute input voltage                        | AINP or AINN                           | AVSS - 0.1        |            | AVDD + 0.1           | V    |  |
| Differential input voltage <sup>(1)</sup>     | $V_{(IN)} = (V_{(AINP)} - V_{(AINN)})$ | -V <sub>ref</sub> |            | V <sub>ref</sub>     | V    |  |
| VOLTAGE REFERENCE INPUTS                      |  |                   |            |                      |      |  |
| Reference input voltage                       | $V_{ref} = (V_{(REFP)} - V_{(REFN)})$  | 0.5               | 2.5        | AVDD – AVSS +<br>0.2 | V    |  |
| Absolute negative reference voltage           | REFN                                   | AVSS - 0.1        | AVSS       | REFP – 0.5           | V    |  |
| Absolute positive reference voltage           | REFP                                   | REFN + 0.5        | AVSS + 2.5 | AVDD + 0.1           | V    |  |
| EXTERNAL CLOCK SOURCES (f(CL                  | к))                                    |                   |            |                      |      |  |
| Crystal oscillator                            | Frequency                              | 2                 | 7.3728     | 8                    | MHz  |  |
| Estament de de                                | Frequency                              | 0.1               | 7.3728     | 8                    | MHz  |  |
| External clock                                | Duty cycle                             | 40%               |            | 60%                  |      |  |
| DIGITAL INPUTS                                | 1                                      |                   |            | ·                    |      |  |
| High-level input voltage, V <sub>IH</sub>     |  | 0.8 DVDD          |            | DVDD                 | V    |  |
| Low-level input voltage, VIL                  |  | DGND              |            | 0.2 DVDD             | ٧    |  |
| TEMPERATURE RANGE                             |  |                   |            |                      |      |  |
| Operating ambient temperature, T <sub>A</sub> |  | -40               |            | 125                  | °C   |  |

(1) Excluding the effects of offset and gain error.

#### 6.4 Thermal Information

|                       | THERMAL METRIC <sup>(1)</sup>                | PW<br>(20 TERMINALS) | UNIT |
|-----------------------|--|----------------------|------|
| R <sub>θJA</sub>      | Junction-to-ambient thermal resistance       | 86.9                 | °C/W |
| R <sub>0JC(top)</sub> | Junction-to-case (top) thermal resistance    | 21                   | °C/W |
| R <sub>θJB</sub>      | Junction-to-board thermal resistance         | 39.1                 | °C/W |
| Ψ <sub>JT</sub>       | Junction-to-top characterization parameter   | 0.8                  | °C/W |
| Ψ <sub>JB</sub>       | Junction-to-board characterization parameter | 38.4                 | °C/W |
| R <sub>0JC(bot)</sub> | Junction-to-case (bottom) thermal resistance | N/A                  | °C/W |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



### 6.5 Electrical Characteristics

Minimum and maximum specifications are at  $T_A = -40^{\circ}$ C to 125°C. Typical specifications are at  $T_A = 25^{\circ}$ C, AVDD = 2.5 V, AVSS = -2.5 V, DVDD = 3.3 V, external  $f_{(CLK)} = 7.3728$  MHz, external  $V_{ref} = 2.5$  V, and  $f_{(DATA)} = 60$  SPS (unless otherwise noted)

| PARAMETER  | TEST CONDITIONS   | MIN      | ТҮР          | МАХ      | UNIT              |
|--|---|----------|--------------|----------|-------------------|
| ANALOG INPUTS  |   |          |              |          |                   |
| Differential input impedance                             |   |          | 120          |          | kΩ                |
| Common-mode input impedance                              |   |          | 500          |          | kΩ                |
| SYSTEM PERFORMANCE                                       | + +   |          |              | ŧ        |                   |
| Resolution (no missing codes)                            |   | 24       |              |          | Bits              |
| Data rate, f <sub>(DATA)</sub>                           |   | 10       |              | 14,400   | SPS               |
| Noise (input referred)                                   | Shorted inputs, See SBAS424 for more information.                                   |          | 0.7          |          | μV <sub>RMS</sub> |
| Integral nonlinearity, INL                               | Best-fit method   | -10      | ±3           | 10       | ppm               |
| Offset voltage (input referred)                          |   | -250     | ±40          | 250      | μV                |
| Offset voltage after calibration <sup>(1)</sup>          |   |          | ±1           |          | μV                |
| Offset drift   | $T_A = -40^{\circ}C$ to $125^{\circ}C$  |          | 0.05         | 0.25     | µV/⁰C             |
| Gain error <sup>(2)</sup>                                |   | -0.5%    | ±0.05%       | 0.5%     |                   |
| Gain error after calibration <sup>(1)</sup>              |   |          | ±0.0002%     |          |                   |
| Gain drift   | $T_A = -40^{\circ}C$ to 125°C   |          | 0.5          | 2.5      | ppm/°C            |
| Normal-mode rejection ratio, NMRR                        |   |          | See SBAS424. |          |                   |
| Common-mode rejection ratio, CMRR                        | 60 Hz, ac <sup>(3)</sup>  | 100      | 120          |          | dB                |
| AVDD, AVSS power-supply rejection ratio, PSRR            | 60 Hz, ac <sup>(3)</sup>  | 85       | 95           |          | dB                |
| DVDD power supply-rejection ratio, PSRR                  | 60 Hz, ac <sup>(3)</sup>  | 85       | 110          |          | dB                |
| OUT-OF-RANGE DETECTION                                   | + +   |          |              |          |                   |
| Threshold level  | AVSS + 150 mV $\leq$ V <sub>(AINP)</sub> , V <sub>(AINN)</sub> $\leq$ AVDD - 150 mV |          | ±105         |          | %FSR              |
| Threshold level accuracy                                 | AVSS + 150 mV $\leq$ V <sub>(AINP)</sub> , V <sub>(AINN)</sub> $\leq$ AVDD - 150 mV |          | ±0.5         |          | %FSR              |
| VOLTAGE REFERENCE INPUTS                                 |   |          |              |          |                   |
| Average reference input current                          | $AVSS \le V_{(REFP)}$ , $V_{(REFN)} \le AVDD$                                       |          | 350          |          | nA                |
| Average reference input current drift                    |   |          | 0.2          |          | nA/°C             |
| INTERNAL VOLTAGE REFERENCE                               |   |          |              |          |                   |
| Reference output voltage                                 | V <sub>(REFOUT)</sub> = (REFOUT – AVSS)   |          | 2.5          |          | V                 |
| Accuracy   | $T_A = 25^{\circ}C$   | -0.4%    |              | 0.4%     |                   |
| Temperature drift  | $T_A = -40^{\circ}C$ to 125°C   |          | 10           | 40       | ppm/°C            |
| Drive current (sink and source)                          |   | -10      |              | 10       | mA                |
| Load regulation  |   |          | 10           |          | μV/mA             |
| Turn-on settling time                                    | $\pm 0.001\%$ settling, C <sub>REFIN</sub> = 1 µF, C <sub>REFOUT</sub> = 1 µF       |          | 1            |          | s                 |
| Long-term stability                                      | 0 to 1000 hours   |          | 70           |          | ppm               |
| Thermal hysteresis                                       |   |          | 30           |          | ppm               |
| CLOCK SOURCE (f <sub>(CLK)</sub> )                       | + +   |          |              |          |                   |
| Internal oscillator frequency                            |   |          | 7.3728       |          | MHz               |
| Internal oscillator accuracy                             |   | -2%      | ±0.2%        | 2%       |                   |
| External crystal oscillator start-up time <sup>(4)</sup> | 18-pF load capacitors   |          | 20           |          | ms                |
| DIGITAL INPUTS AND OUTPUTS (DVDD = 2.7 V                 |   |          |              |          |                   |
|  | I <sub>OH</sub> = 1 mA  | 0.8 DVDD |              |          |                   |
| High-level output voltage, V <sub>OH</sub>               | $I_{OH} = 8 \text{ mA}$   |          | 0.75 DVDD    |          | V                 |
|  | $I_{OL} = 1 \text{ mA}$   |          |              | 0.2 DVDD |                   |
| Low-level output voltage, V <sub>OL</sub>                | $I_{OL} = 8 \text{ mA}$   | 0.2 DVDD |              | V        |                   |
| Input hysteresis   |   |          | 0.1          |          | V                 |
| Input leakage  | 0 < V <sub>(DIGITAL INPUT)</sub> < DVDD   | -10      |              | 10       | μA                |
|  | - (DIGITAL INFOT)   | .5       |              |          | ۰ <i>۳</i> ۹      |

(1) Calibration accuracy is on the level of noise (signal and ADC), reduced by the effect of 16-reading averaging.

(2) Excludes internal reference error.

(3) f<sub>(DATA)</sub> = 14.4 kSPS. Placing a notch of the digital filter at 60 Hz (setting f<sub>(DATA)</sub> = 10 SPS or 60 SPS) further improves the commonmode rejection and power-supply rejection of this input frequency.

(4) External crystal start-up time can vary with crystal manufacturer and over temperature.



www.ti.com

### **Electrical Characteristics (continued)**

Minimum and maximum specifications are at  $T_A = -40^{\circ}$ C to 125°C. Typical specifications are at  $T_A = 25^{\circ}$ C, AVDD = 2.5 V, AVSS = -2.5 V, DVDD = 3.3 V, external  $f_{(CLK)} = 7.3728$  MHz, external  $V_{ref} = 2.5$  V, and  $f_{(DATA)} = 60$  SPS (unless otherwise noted)

| PARAMETER                                   | TEST CONDITIONS  | MIN TY | 'P MAX | UNIT |
|---|--|--------|--------|------|
| POWER SUPPLY                                |  |        |        |      |
|   | Operating<br>(internal reference enabled)  | 2      | .3 5   | mA   |
| Absolute analog supply current (AVDD, AVSS) | Standby mode<br>(internal reference enabled)   | 20     | 00     |      |
|   | Standby mode<br>(internal reference disabled)  |        | 1      | μΑ   |
|   | Power-down mode  |        | 1      |      |
|   | Operating<br>(internal oscillator <sup>(5)</sup> )   | 50     | 00 700 |      |
| Digital supply current (DVDD)               | Standby mode<br>(internal oscillator)  | 16     | 60 300 | μA   |
|   | Power-down mode (external CLKIN, SCLK stopped, digital inputs maintained at $V_{\rm IH}$ or $V_{\rm IL}$ voltage levels) |        | 1 10   |      |
|   | Operating (internal reference enabled, internal oscillator)  |        | 13 28  |      |
| Power dissipation                           | Standby mode (internal reference enabled, internal oscillator)   | 1      | .5     | mW   |
|   | Standby mode<br>(internal reference disabled, internal oscillator)   | 0      | .5     |      |
|   | Power-down mode  |        | 10     | μW   |

(5) Internal oscillator current: 40 µA (typ.)

#### 7 Residue

See SBAS424 for any information on the ADS1259-Q1 device that is not covered in the foregoing sections.



## 8 Device Documentation and Support

#### 8.1 Trademarks

SPI is a trademark of Motorola.

All other trademarks are the property of their respective owners.

#### 8.2 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.



# 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|-------------------------------|----------------------|--------------|-------------------------|---------|
| ADS1259QPWRQ1    | ACTIVE        | TSSOP        | PW                 | 20   | 2000           | RoHS & Green    | NIPDAU                        | Level-1-260C-UNLIM   | -40 to 125   | AD1259Q1                | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF ADS1259-Q1 :



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020

Catalog: ADS1259

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product




Texas


www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |  |
|-----------------------------|--|
|                             |  |


| Device        | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| ADS1259QPWRQ1 | TSSOP           | PW                 | 20 | 2000 | 330.0                    | 16.4                     | 6.95       | 7.1        | 1.6        | 8.0        | 16.0      | Q1               |



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |  |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| ADS1259QPWRQ1 | TSSOP        | PW              | 20   | 2000 | 356.0       | 356.0      | 35.0        |  |


# **PW0020A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




# PW0020A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# PW0020A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated