

2.5 V to 5.5 V, 120 μA, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs

FEATURES

[AD5301:](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf) buffered voltage output 8-bit DAC [AD5311:](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf) buffered voltage output 10-bit DAC [AD5321:](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf) buffered voltage output 12-bit DAC 6-lead SOT-23 and 8-lead MSOP packages Micropower operation: 120 μA at 3 V 2-wire (I²C-compatible) serial interface Data readback capability 2.5 V to 5.5 V power supply Guaranteed monotonic by design over all codes Power-down to 50 nA at 3 V Reference derived from power supply Power-on reset to 0 V On-chip rail-to-rail output buffer amplifier 3 power-down functions

APPLICATIONS

Portable battery-powered instruments Digital gain and offset adjustment Programmable voltage and current sources Programmable attenuators

Data Sheet **[AD5301](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[/AD5311](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[/AD5321](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf)**

GENERAL DESCRIPTION

The [AD5301/](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[AD5321](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf)¹ are single 8-/10-/12-bit, buffered, voltage-output DACs that operate from a single 2.5 V to 5.5 V supply, consuming 120 μA at 3 V. The on-chip output amplifier allows rail-to-rail output swing with a slew rate of 0.7 V/ μ s. It uses a 2-wire (I²C-compatible) serial interface that operates at clock rates up to 400 kHz. Multiple devices can share the same bus.

The reference for the DAC is derived from the power supply inputs and thus gives the widest dynamic output range. These devices incorporate a power-on reset circuit, which ensures that the DAC output powers up to 0 V and remains there until a valid write takes place. The devices contain a power-down feature that reduces the current consumption of the device to 50 nA at 3 V and provides software-selectable output loads while in power-down mode.

The low power consumption in normal operation makes these DACs ideally suited to portable battery-operated equipment. The power consumption is 0.75 mW at 5 V and 0.36 mW at 3 V, reducing to 1 μW in all power-down modes.

¹ Protected by U.S. Patent No. 5684481.

Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD5301_5311_5321.pdf&product=AD5301%20AD5311%20AD5321&rev=C)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

AD5301/AD5311/AD5321

TABLE OF CONTENTS

REVISION HISTORY

3/2007-Rev. A to Rev. B

11/2003-Rev. 0 to Rev. A

7/1999-Revision 0: Initial Version

SPECIFICATIONS

 $V_{\text{DD}} = 2.5$ V to 5.5 V; R_L = 2 kΩ to GND; C_L = 200 pF to GND; all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 1.

¹ Temperature range is as follows: B Version: −40°C to +105°C.

² See th[e Terminology](#page-7-0) section.

³ DC specifications tested with the outputs unloaded.

⁴ Linearity is tested using a reduced code range[: AD5301](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf) (Code 7 to 250)[; AD5311](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf) (Code 28 to 1000); an[d AD5321](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf) (Code 112 to 4000).

⁵ Guaranteed by design and characterization, not production tested.
⁶ Input filtering on both the SCL and SDA inputs suppress noise spikes that are less than 50 ns.

AC CHARACTERISTICS¹

 $V_{DD} = 2.5$ V to 5.5 V; R_L = 2 k Ω to GND; C_L = 200 pF to GND; all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 2.

1 See th[e Terminology s](#page-7-0)ection.

² Temperature range for the B Version is as follows: -40° C to $+105^{\circ}$ C.

³ Guaranteed by design and characterization, not production tested.

TIMING CHARACTERISTICS¹

 $\mathrm{V_{\textrm{DD}}}=2.5~\mathrm{V}$ to 5.5 V; all specifications $\mathrm{T_{MIN}}$ to $\mathrm{T_{MAX}}$ unless otherwise noted.

Table 3.

1 Se[e Figure 2.](#page-4-2)

² Guaranteed by design and characterization, not production tested.

 3 A master device must provide a hold time of at least 300 ns for the SDA signal (refer to the V $_{\rm{HMMN}}$ of the SCL signal) in order to bridge the undefined region of the falling edge of the SCL.

 4 t_R and t_F measured between 0.3 V_{DD} and 0.7 V_{DD}.

 5 C_b is the total capacitance of one bus line in picofarads.

Figure 2. 2-Wire Serial Interface Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.¹

Table 4.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

¹ Transient currents of up to 100 mA do not cause SCR latch-up.

Data Sheet **AD5301/AD5311/AD5321**

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Table 5. Pin Function Descriptions

Figure 3. 8-Lead MSOP (RM-8) Pin Configuration Figure 4. 6-Lead SOT-23 (RJ-6) Pin Configuration

TERMINOLOGY

Relative Accuracy

For the DAC, relative accuracy or integral nonlinearity (INL) is a measure of the maximum deviation, in LSBs, from a straight line passing through the actual endpoints of the DAC transfer function. Typical INL vs. code plots can be seen i[n Figure 5 t](#page-8-1)o [Figure 7.](#page-8-2)

Differential Nonlinearity (DNL)

DNL is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ±1 LSB maximum ensures monotonicity. These DACs are guaranteed monotonic by design over all codes. Typical DNL vs. code plots can be seen i[n Figure 8 t](#page-8-3)o [Figure 10.](#page-8-4)

Zero-Code Error

Zero-code error is a measure of the output error when zero code (0x00) is loaded to the DAC register. Ideally, the output should be 0 V. The zero-code error of th[e AD5301/](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf) [AD5321 i](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf)s always positive because the output of the DAC cannot go below 0 V, due to a combination of the offset errors in the DAC and output amplifier. It is expressed in millivolts (see [Figure 12\)](#page-9-0).

Full-Scale Error (FSR)

Full-scale error is a measure of the output error when full scale is loaded to the DAC register. Ideally, the output should be V_{DD} - 1 LSB. Full-scale error is expressed in percent of FSR. A plot can be seen i[n Figure 12.](#page-9-0)

Gain Error

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the actual DAC transfer characteristic from the ideal expressed as a percentage of the full-scale range.

Zero-Code Error Drift

Zero-code error drift is a measure of the change in zero-code error with a change in temperature. It is expressed in μV/°C.

Gain Error Drift

Gain error drift is a measure of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range)/°C.

Major Code Transition Glitch Energy

Major code transition glitch energy is the energy of the impulse injected into the analog output when the code in the DAC register changes state. It is normally specified as the area of the glitch in nV-s and is measured when the digital code is changed by 1 LSB at the major carry transition (011 . . . 11 to 100 . . . 00 or 100 . . . 00 to $011...11$).

Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital input pins of the device, but is measured when the DAC is not being written to. It is specified in nV-s and is measured with a full-scale change on the digital input pins, that is, from all 0s to all 1s and vice versa.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 16. Supply Current vs. Supply Voltage

Figure 18. Supply Current vs. Logic Input Voltage for SDA and SCL Voltage Increasing and Decreasing

THEORY OF OPERATION

The [AD5301/](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[AD5321 a](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf)re single resistor-string DACs fabricated on a CMOS process with resolutions of 8/10/12 bits, respectively. Data is written via a 2-wire serial interface. The devices operate from single supplies of 2.5 V to 5.5 V and the output buffer amplifiers provide rail-to-rail output swing with a slew rate of 0.7 V/ μ s. The power supply (V_{DD}) acts as the reference to the DAC. Th[e AD5301](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[/AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[AD5321 h](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf)ave three programmable power-down modes, in which the DAC can be turned off completely with a high impedance output, or the output can be pulled low by an on-chip resistor (see the [Power-Down Modes](#page-16-0) section).

DIGITAL-TO-ANALOG

The architecture of the DAC channel consists of a resistor string DAC followed by an output buffer amplifier. The voltage at the V_{DD} pin provides the reference voltage for the DAC. Figure 24 shows a block diagram of the DAC architecture. Since the input coding to the DAC is straight binary, the ideal output voltage is given by

$$
V_{OUT}=\frac{V_{DD}\times D}{2^N}
$$

where:

 $N =$ DAC resolution.

 $D =$ decimal equivalent of the binary code that is loaded to the DAC register:

0–255 fo[r AD5301 \(](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)8 bits) 0–1023 for [AD5311 \(](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)10 bits) 0–4095 for [AD5321 \(](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf)12 bits).

Figure 24. DAC Channel Architecture

RESISTOR STRING

The resistor string section is shown in [Figure 25.](#page-12-6) It is simply a string of resistors, each with a value of R. The digital code loaded to the DAC register determines at what node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic over all codes.

OUTPUT AMPLIFIER

The output buffer amplifier is capable of generating output voltages to within 1 mV from either rail, which gives an output range of 0.001 V to V_{DD} – 0.001 V. It is capable of driving a load of 2 k Ω to GND and V_{DD}, in parallel with 500 pF to GND. The source and sink capabilities of the output amplifier can be seen in [Figure 14.](#page-9-1)

The slew rate is 0.7 V/μs with a half-scale settling time to ±0.5 LSB (at 8 bits) of 6 μs with the output unloaded.

POWER-ON RESET

The [AD5301/](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[AD5321 a](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf)re provided with a power-on reset function, ensuring that they power up in a defined state.

The DAC register is filled with zeros and remains so until a valid write sequence is made to the device. This is particularly useful in applications where it is important to know the state of the DAC output while the device is powering up.

SERIAL INTERFACE **2-WIRE SERIAL BUS**

The [AD5301/](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[AD5321 a](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf)re controlled via an I²Ccompatible serial bus. The DACs are connected to this bus as slave devices (no clock is generated by th[e AD5301](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[/AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf) [AD5321 D](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf)ACs).

The [AD5301/](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[AD5321 h](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf)as a 7-bit slave address. In the case of the 6-lead device, the six MSBs are 000110 and the LSB is determined by the state of the A0 pin. In the case of the 8-lead device, the five MSBs are 00011 and the two LSBs are determined by the state of the A0 and A1 pins. A1 and A0 allow the user to use up to four of these DACs on one bus.

The 2-wire serial bus protocol operates as follows:

- 1. The master initiates data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high. The following byte is the address byte that consists of the 7-bit slave address followed by an R/\overline{W} bit (this bit determines whether data is read from or written to the slave device).
- 2. The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the R/\overline{W} bit is high, the master reads from the slave device. However, if the R/\overline{W} bit is low, the master writes to the slave device.
- 3. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
- 4. When all data bits have been read or written, a stop condition is established by the master. A stop condition is defined as a low-to-high transition on the SDA line while

SCL is high. In write mode, the master pulls the SDA line high during the $10th$ clock pulse to establish a stop condition. In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the 10th clock pulse and then high during the 10th clock pulse to establish a stop condition.

In the case of th[e AD5301](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[/AD5311](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[/AD5321,](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf) a write operation contains two bytes whereas a read operation may contain one or two bytes. See [Figure 29 t](#page-14-1)[o Figure 34](#page-15-1) for a graphical explanation of the serial interface.

A repeated write function gives the user flexibility to update the DAC output a number of times after addressing the device only once. During the write cycle, each multiple of two data bytes updates the DAC output. For example, after the DAC acknowledges its address byte, and receives two data bytes; the DAC output updates after the two data bytes, if another two data bytes are written to the DAC while it is still the addressed slave device. These data bytes also cause an output update. A repeat read of the DAC is also allowed.

INPUT SHIFT REGISTER

The input shift register is 16 bits wide[. Figure 26,](#page-13-3) [Figure 27,](#page-13-4) an[d Figure 28](#page-13-5) illustrate the contents of the input shift register for each device. Data is loaded into the device as a 16-bit word under the control of a serial clock input, SCL. The timing diagram for this operation is shown in [Figure 2.](#page-4-2) The 16-bit word consists of four control bits followed by 8/10/12 bits of data, depending on the device type. MSB (Bit 15) is loaded first. The first two bits are don't cares. The next two are control bits that control the mode of operation of the device (normal mode or any one of three power-down modes). See the [Power-Down](#page-16-0) [Modes s](#page-16-0)ection for a complete description. The remaining bits are left justified DAC data bits, starting with the MSB and ending with the LSB.

WRITE OPERATION

When writing to th[e AD5301](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[/AD5311](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[/AD5321](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf) DACs, the user must begin with an address byte, after which the DAC acknowledges that it is prepared to receive data by pulling

SDA low. This address byte is followed by the 16-bit word in the form of two control bytes. The write operations for the three DACs are shown i[n Figure 29](#page-14-1) to [Figure 31.](#page-14-2)

READ OPERATION

When reading data back from the [AD5301](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[/AD5311](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[/AD5321](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf) DACs, the user must begin with an address byte after which the DAC acknowledges that it is prepared to transmit data by pulling SDA low. There are two different read operations. In the case of the [AD5301,](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf) the readback is a single byte that consists of the eight data bits in the DAC register. However, in the case of the [AD5311 a](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)n[d AD5321,](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf) the readback consists of two bytes that contain both the data and the power-down mode bits. The read operations for the three DACs are shown i[n Figure 32 t](#page-15-2)o [Figure 34.](#page-15-1)

POWER-DOWN MODES

The [AD5301/](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[AD5321 h](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf)ave very low power consumption, dissipating typically 0.36 mW with a 3 V supply and 0.75 mW with a 5 V supply. Power consumption can be further reduced when the DAC is not in use by putting it into one of three power-down modes, which are selected by Bit 13 and Bit 12 (PD1 and PD0) of the control word. [Table 6 s](#page-16-1)hows how the state of the bits corresponds to the mode of operation of the DAC.

Table 6. PD1 and PD0 Operating Modes

The software power-down modes programmed by PD1 and PD0 may be overridden by the \overline{PD} pin on the 8-lead version. Taking this pin low puts the DAC into three-state power-down mode. If \overline{PD} is not used, tie it high.

When both bits are set to 0, the DAC works normally with its normal power consumption of 150 μA at 5 V, while for the three power-down modes, the supply current falls to 200 nA at 5 V (50 nA at 3 V). Not only does the supply current drop, but the

00927-033

output stage is also internally switched from the output of the amplifier to a resistor network of known values. This has the advantage that the output impedance of the device is known while the device is in power-down mode and provides a defined input condition for whatever is connected to the output of the DAC amplifier. There are three different options. The output is connected internally to GND through a 1 kΩ resistor, a 100 kΩ resistor, or it is left three-stated. Resistor tolerance $= \pm 20\%$. The output stage is illustrated in [Figure 35.](#page-16-2)

Figure 35. Output Stage During Power-Down

The bias generator, the output amplifier, the resistor string, and all other associated linear circuitry are shut down when the power-down mode is activated. However, the contents of the DAC register are unchanged when in power-down. The time to exit power-down is typically 2.5 μs for $V_{DD} = 5$ V and 6 μs when $V_{DD} = 3$ V (se[e Figure 21\)](#page-11-0).

APPLICATIONS NOTES

USING TH[E REF193](http://www.analog.com/REF193?doc=AD5301_5311_5321.pdf)[/REF195](http://www.analog.com/REF195?doc=AD5301_5311_5321.pdf) AS A POWER SUPPLY

Because the supply current required by the [AD5301/](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf) [AD5321](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf) is extremely low, the user has an alternative option to employ [a REF195](http://www.analog.com/REF195?doc=AD5301_5311_5321.pdf) voltage reference (for 5 V) or [a REF193 v](http://www.analog.com/REF193?doc=AD5301_5311_5321.pdf)oltage reference (for 3 V) to supply the required voltage to the device (see [Figure 36\)](#page-17-5).

Figure 36[. REF195](http://www.analog.com/REF195?doc=AD5301_5311_5321.pdf) as Power Supply t[o AD5301](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[/AD5311](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[/AD5321](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf)

This is especially useful if the power supply is quite noisy or if the system supply voltages are at some value other than 5 V or 3 V (for example, 15 V). Th[e REF193/](http://www.analog.com/REF193?doc=AD5301_5311_5321.pdf)[REF195](http://www.analog.com/REF195?doc=AD5301_5311_5321.pdf) output a steady supply voltage for th[e AD5301](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[/AD5311](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[/AD5321.](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf) If the low dropout [REF195](http://www.analog.com/REF195?doc=AD5301_5311_5321.pdf) is used, it needs to supply a current of 150 μA to the [AD5301/](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[AD5321.](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf) This is with no load on the output of the DAC. When the DAC output is loaded, th[e REF195](http://www.analog.com/REF195?doc=AD5301_5311_5321.pdf) also needs to supply the current to the load.

The total current required (with a 2 k Ω load on the DAC output and full scale loaded to the DAC) is

 $150 \mu A + (5 V/2 k\Omega) = 2.65 mA$

The load regulation of th[e REF195](http://www.analog.com/REF195?doc=AD5301_5311_5321.pdf) is typically 2 ppm/mA, which results in an error of 5.3 ppm (26.5 μ V) for the 2.65 mA current drawn from it. This corresponds to a 0.00136 LSB error.

BIPOLAR OPERATION USING THE [AD5301/](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf) [AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[AD5321](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf)

The [AD5301/](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[AD5321](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf) has been designed for singlesupply operation, but a bipolar output range is also possible using the circuit i[n Figure 37.](#page-17-6) The circuit below gives an output voltage range of ±5 V. Rail-to-rail operation at the amplifier output is achievable using a[n AD820](http://www.analog.com/AD820?doc=AD5301_5311_5321.pdf) or a[n OP295](http://www.analog.com/OP295?doc=AD5301_5311_5321.pdf) as the output amplifier.

Figure 37. Bipolar Operation with th[e AD5301/](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[AD5321](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf)

The output voltage for any input code can be calculated as

$$
V_{OUT} = ((V_{DD} \times (D/2^N) \times R1 + R2)/R1) - V_{DD} \times (R2/R1))
$$

where:

D is the decimal equivalent of the code loaded to the DAC. N is the DAC resolution.

With $V_{DD} = 5$ V, $R1 = R2 = 10$ kΩ,

 $V_{OUT} = (10 \times D/2^N) - 5$ V

MULTIPLE DEVICES ON ONE BUS

[Figure 38](#page-18-1) shows fou[r AD5301](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf) devices on the same serial bus. Each has a different slave address since the state of their A0 and A1 pins is different. This allows each DAC to be written to or read from independently. The master device output bus line drivers are open-drain, pull-downs in a fully I²C-compatible interface.

CMOS DRIVEN SCL AND SDA LINES

For single or multisupply systems where the minimum SCL swing requirements allow it, a CMOS SCL driver may be used, and the SCL pull-up resistor can be removed, making the SCL bus line fully CMOS compatible. This reduces power consumption in both the SCL driver and receiver devices. The SDA line remains open-drain, I²C compatible.

Further changes, in the SDA line driver, may be made to make the system more CMOS compatible and save more power. As the SDA line is bidirectional, it cannot be made fully CMOS compatible. A switched pull-up resistor can be combined with a CMOS device with an open-circuit (three-state) input such that the CMOS SDA driver is enabled during write cycles and I ²C mode is enabled during shared cycles, that is, readback, acknowledge bit cycles, start conditions, and stop conditions.

Data Sheet **AD5301/AD5311/AD5321**

POWER SUPPLY DECOUPLING

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The [AD5301/](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[AD5321](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf) should be decoupled to GND with 10 μF in parallel with a 0.1 μF capacitor, located as close to the package as possible. The 10 μF capacitor should be the tantalum bead type, while a ceramic 0.1 μF capacitor provides a sufficient low impedance path to

ground at high frequencies. The power supply lines of the [AD5301/](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf)[AD5311/](http://www.analog.com/AD5311?doc=AD5301_5311_5321.pdf)[AD5321](http://www.analog.com/AD5321?doc=AD5301_5311_5321.pdf) should use as large a trace as possible to provide low impedance paths. A ground line routed between the SDA and SCL lines helps reduce crosstalk between them. This is not required on a multilayer board as there is a ground plane layer, but separating the lines helps.

Figure 38. Multipl[e AD5301](http://www.analog.com/AD5301?doc=AD5301_5311_5321.pdf) Devices on One Bus

OUTLINE DIMENSIONS

COMPLIANT TO JEDEC STANDARDS MO-178-AB

Figure 39. 6-Lead Small Outline Transistor Package [SOT-23] (RJ-6) Dimensions shown in millimeters

Figure 40. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

NOTES

NOTES

NOTES

I ²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

©1999–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D00927-0-6/16(C)

**ANALOG
DEVICES**

www.analog.com

[Rev. C | Page 24](http://www.analog.com) of 24