


20 W bridge/stereo audio amplifier with clipping detector

Features

- Very few external components
- No bootstrap cells
- No bootstrap capacitors
- High output power
- No switch-on/off noise
- Very low standby current
- Fixed gain (20 db stereo)
- Programmable turn-on delay
- Clipping detector
- Standby function
- Protections
 - Output AC-DC short-circuit to ground and to supply voltage
 - Highly inductive loads
 - Loudspeaker protection
 - Overrating chip temperature
 - ESD protection



Description

The STA7360 is a class-AB audio power amplifier in the MultiWatt[®] package. Thanks to the fully complementary PNP/NPN output configuration, the high-power performance of the STA7360 is obtained without bootstrap capacitors.


A delayed turn-on mute circuit eliminates audible on/off noise, and a short-circuit protection system prevents spurious intervention with highly inductive loads.

The device provides a circuit for the detection of clipping in the output stages. The output, an open collector, is able to drive systems with automatic volume control.

Table 1. Device summary

Order code	Package	Packing
STA7360	Multiwatt11V	Tube

Figure 1. Application circuit



Contents

1	Device overview	6
1.1	Block diagrams	6
1.2	Pin connections	7
2	Electrical specifications	8
2.1	Absolute maximum ratings	8
2.2	Thermal data	8
2.3	Electrical characteristics	9
2.4	Test and application circuits	10
3	Typical operating characteristics	12
4	Block description	16
4.1	Polarization	16
4.2	SVR	16
4.3	Delayed turn-on (muting)	16
4.4	Stereo/bridge switching	16
4.5	Standby	16
4.6	Stability	17
4.7	Output stage	19
4.8	Amplifier block diagram	20
5	Built-in protection systems	21
5.1	Short-circuit protection	21
5.2	Polarity inversion	21
5.3	DC voltage	22
5.4	Thermal shutdown	22
5.5	Loudspeaker protection	22
6	Application hints	23
6.1	Reducing turn-on/off pop	23
6.2	Turn-on	23

6.3	Turn-off	25
6.4	Balanced input in bridge configuration	25
7	Package information	26
8	Revision history	27

Obsolete Product(s) - Obsolete Product(s)

List of tables

Table 1.	Device summary	1
Table 2.	Absolute maximum ratings	8
Table 3.	Thermal data	8
Table 4.	Electrical characteristics	9
Table 5.	Recommended values of the external components (stereo test and application circuit) . .	10
Table 6.	Document revision history	27

Obsolete Product(s) - Obsolete Product(s)

List of figures

Figure 1. Application circuit 1

Figure 2. Block diagram - stereo configuration 6

Figure 3. Block diagram - bridge configuration 6

Figure 4. Pin connections (top view) 7

Figure 5. Stereo test and application circuit. 10

Figure 6. Board and layout of the stereo test and application circuit (1:1 scale) 10

Figure 7. Bridge test and application circuit. 11

Figure 8. Board and layout of the bridge test and application circuit (1:1 scale) 11

Figure 9. Output power vs. supply voltage (stereo) 12

Figure 10. Output power vs. supply voltage (stereo) 12

Figure 11. Output power vs. supply voltage (stereo) 12

Figure 12. Output power vs. supply voltage (stereo) 12

Figure 13. Drain current vs. supply voltage (stereo) 13

Figure 14. Distortion vs. output power (stereo) 13

Figure 15. Distortion vs. output power (stereo) 13

Figure 16. Distortion vs. output power (stereo) 13

Figure 17. Distortion vs. output power (bridge) 14

Figure 18. SVR vs. frequency & C3 (stereo) 14

Figure 19. SVR vs. frequency & C3 (bridge) 14

Figure 20. Crosstalk vs. frequency (stereo) 14

Figure 21. Power dissipation & efficiency vs. output power (stereo) 15

Figure 22. Power dissipation & efficiency vs. output power (stereo) 15

Figure 23. Power dissipation & efficiency vs. output power (stereo) 15

Figure 24. Mute function diagram 17

Figure 25. Turn-on delay circuit 18

Figure 26. Dual-channel distortion detector 18

Figure 27. ICV - PNP gain vs. I_C 19

Figure 28. ICV - PNP VCE (sat) vs. I_C 19

Figure 29. ICV - PNP cutoff frequency vs. I_C 19

Figure 30. New output stage 20

Figure 31. Classical output stage 20

Figure 32. Amplifier block diagram 20

Figure 33. Circuitry for short-circuit detection 21

Figure 34. Maximum allowable power dissipation vs. ambient temperature 22

Figure 35. Restart circuit 22

Figure 36. Turn-on output waveforms compared to the values of C_{svr} 24

Figure 37. Balanced input in bridge configuration, example 1 25

Figure 38. Balanced input in bridge configuration, example 2 25

Figure 39. Multiwatt11V package mechanical data and dimensions. 26

1 Device overview

1.1 Block diagrams

Figure 2. Block diagram - stereo configuration






Figure 3. Block diagram - bridge configuration



1.2 Pin connections

Figure 4. Pin connections (top view)



2 Electrical specifications

2.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_S	Operating supply voltage	22	V
I_O	Output peak current (non rep. for $t = 100 \mu\text{s}$)	5	A
I_O	Output peak current (rep. freq. $> 10 \text{ Hz}$)	4	A
P_{tot}	Power dissipation at $T_{\text{case}} = 85 \text{ }^\circ\text{C}$	36	W
T_{stg}, T_J	Storage and junction temperature	-40 to 150	$^\circ\text{C}$

2.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
$R_{\text{th j-case}}$	Thermal resistance junction-case (max)	1.8	$^\circ\text{C/W}$

2.3 Electrical characteristics

Refer to the test circuits, $T_{amb} = 25\text{ }^{\circ}\text{C}$, $V_S = 14.4\text{ V}$, $f = 1\text{ kHz}$, unless otherwise specified.

Table 4. Electrical characteristics

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V_S	Supply voltage range		8		18	V
I_d	Total quiescent drain current	stereo configuration		65	120	mA
A_{SB}	Standby attenuation		60	80		dB
I_{SB}	Standby current				100	μA
V_{st_on}	Standby on threshold				1	V
V_{st_off}	Standby off threshold		3.5			V
I_{CO}	Clip detector prog. current	pin 2 pull-up to 5 V $d = 1\%$ with 10 k Ω $d = 5\%$		70 130		μA μA
Stereo						
P_O	Output power (each channel) THD = 10%	$R_L = 2\ \Omega$ $R_L = 3.2\ \Omega$ $R_L = 4\ \Omega, 12\text{ V}$ $R_L = 4\ \Omega$	7	11 8 4.5 6.5		W W W W
d	Distortion	$P_O = 0.1\text{ to }2.5\text{ W}; R_L = 4\ \Omega$ $P_O = 0.1\text{ to }4\text{ W}; R_L = 3.2\ \Omega$		0.05 0.05	0.5 0.5	% %
SVR	Supply voltage rejection	$R_g = 10\text{ k}\Omega$ $C3 = 22\ \mu\text{F}$ $f = 100\text{ Hz}$ $C3 = 100\ \mu\text{F}$	45	62		dB dB
CT	Crosstalk	$f = 1\text{ kHz}$ $f = 10\text{ kHz}$	45	55		dB dB
R_I	Input resistance			50		k Ω
G_V	Voltage gain		19	20	21	dB
G_V	Voltage gain match				1	dB
E_{IN}	Input noise voltage	22 Hz to 22 kHz $R_g = 50\ \Omega$ $R_g = 10\text{ k}\Omega$ $R_g = \infty$		2.5 3 3.5	5 7	μV μV μV
Bridge						
V_{OS}	Output offset voltage				250	mV
P_O	Output power THD = 10%	$R_L = 4\ \Omega, 12\text{ V}$ $R_L = 4\ \Omega, 14.4\text{ V}$	16	15 20		W W
d	Distortion	$P_O = 0.1\text{ to }7\text{ W}; R_L = 4\ \Omega$		0.05	0.5	%
SVR	Supply voltage rejection	$R_g = 10\text{ k}\Omega$ $C3 = 22\ \mu\text{F}$ $f = 100\text{ Hz}$ $C3 = 100\ \mu\text{F}$	45	62		dB dB
R_I	Input resistance			50		k Ω
G_V	Voltage gain			26		dB
EIN	Input noise voltage	22 Hz to 22 kHz $R_g = 50\ \Omega$ $R_g = 10\text{ k}\Omega$		3.5 4		μV μV

2.4 Test and application circuits

Figure 5. Stereo test and application circuit




Figure 6. Board and layout of the stereo test and application circuit (1:1 scale)




Table 5. Recommended values of the external components (stereo test and application circuit)

Comp.	Recommended value	Purpose	Larger than the recommended value	Smaller than the recommended value
C1	0.22 µF	Input decoupling (CH1)	-	-
C2	0.22 µF	Input decoupling (CH2)	-	-
C3	100 µF	Supply voltage rejection filtering capacitor	Longer turn-on delay	-Worse supply voltage rejection -Shorter turn-on delay -Danger of noise (pop)
C4	1 µF	Standby ON/OFF delay	Delayed turn-off with standby switch	Danger of noise (pop)

Table 5. Recommended values of the external components (stereo test and application circuit)

Comp.	Recommended value	Purpose	Larger than the recommended value	Smaller than the recommended value
C5	220 μ F (min)	Supply bypass		Danger of oscillation
C6	100 nF (min)	Supply bypass		Danger of oscillation
C7	2200 μ F	Output decoupling (CH2)	-Decrease of low-frequency cutoff -Longer turn-on delay	-Increase of low-frequency cutoff -Shorter turn-on delay
C8	2200 μ F	Output decoupling (CH1)	-Decrease of low-frequency cutoff -Longer turn-on delay	-Increase of low-frequency cutoff -Shorter turn-on delay

Figure 7. Bridge test and application circuit





Figure 8. Board and layout of the bridge test and application circuit (1:1 scale)



3 Typical operating characteristics

Figure 9. Output power vs. supply voltage (stereo)




Figure 10. Output power vs. supply voltage (stereo)




Figure 11. Output power vs. supply voltage (stereo)




Figure 12. Output power vs. supply voltage (stereo)




Figure 13. Drain current vs. supply voltage (stereo)




Figure 14. Distortion vs. output power (stereo)




Figure 15. Distortion vs. output power (stereo)




Figure 16. Distortion vs. output power (stereo)




Figure 17. Distortion vs. output power (bridge)




Figure 18. SVR vs. frequency & C3 (stereo)




Figure 19. SVR vs. frequency & C3 (bridge)




Figure 20. Crosstalk vs. frequency (stereo)




Figure 21. Power dissipation & efficiency vs. output power (stereo)




Figure 22. Power dissipation & efficiency vs. output power (stereo)





Figure 23. Power dissipation & efficiency vs. output power (stereo)



4 Block description

4.1 Polarization

The device is organized with the gain resistors directly connected to the signal ground pin i.e. without gain capacitors ([Figure 2](#)).

The non-inverting inputs of the amplifiers are connected to the SVR pin by means of resistor dividers, equal to the feedback networks. This allows the outputs to track the SVR pin which is sufficiently slow to avoid audible turn-on and turn-off transients.

4.2 SVR

The voltage ripple on the outputs is equal to the one on the SVR pin: with appropriate selection of CSVr, more than 60 dB of ripple rejection can be obtained.

4.3 Delayed turn-on (muting)

The CSVr sets a signal turn-on delay too. A circuit is included which mutes the device until the voltage on the SVR pin reaches ~ 2.5 V typ. ([Figure 25](#)). The mute function is obtained by duplicating the input differential pair ([Figure 24](#)); it can be switched to the signal source or to an internal mute input. This feature is necessary to prevent transients at the inputs reaching the loudspeaker(s) immediately after power-on).

[Figure 25](#) represents the detailed turn-on transient with reference to the stereo configuration. At power-on the output decoupling capacitors are charged through an internal path but the device itself remains switched off (phase 1 of the represented diagram).

When the outputs reach the voltage level of about 1 V (this means that there are no short-circuits) the device switches on, the SVR capacitor starts charging itself and the output tracks exactly the SVR pin. During this phase the device is muted until the SVR reaches the "Play" threshold (~ 2.5 V typ.), after which the music signal starts being played.

4.4 Stereo/bridge switching

There is also no need for external components for changing from stereo to bridge configuration ([Figure 2, 3](#)). A simple short-circuit between two pins allows phase reversal at one output, yet maintaining the quiescent output voltage.


4.5 Standby

The device is also equipped with a standby function, so that a low current, and hence a low cost switch, can be used for turn-on/off.

4.6 Stability

The device is provided with an internal compensation which allows reaching low values of closed loop gain. In this way better performances of the S/N ratio and SVR can be obtained.

Figure 24. Mute function diagram



Obsolete Product(s) - Obsolete Product(s)

Figure 25. Turn-on delay circuit





Figure 26. Dual-channel distortion detector



4.7 Output stage

Poor current capability and low cutoff frequency are well-known limits of the standard lateral PNP. Composite PNP-NPN power output stages have been widely used, regardless of their high saturation drop. This drop can be overcome only at the expense of external components, namely, the bootstrap capacitors. The availability of 4 A isolated collector PNP (ICV PNP) adds versatility to the design. The performance of this component, in terms of gain, VCEsat and cutoff frequency, is shown in [Figure 27](#), [28](#), and [29](#) respectively. It is realized in a new bipolar technology, characterized by top-bottom isolation techniques, allowing the implementation of low leakage diodes, too. It guarantees BVCEO > 20 V and BVBCBO > 50 V both for NPN and PNP transistors. Basically, the connection shown in [Figure 30](#) has been chosen. First of all because its voltage swing is rail-to-rail, limited only by the VCEsat of the output transistors, which are in the range of 0.3 W each. Then, the gain VOUT/VIN is greater than unity, approximately 1+R2/R1. (VCC/2 is fixed by an auxiliary amplifier common to both channel). It is possible, controlling the amount of this local feedback, to force the loop gain (A * b) to less than unity at frequencies for which the phase shift is 180°. This means that the output buffer is intrinsically stable and not prone to oscillation.

Figure 27. ICV - PNP gain vs. IC




Figure 28. ICV - PNP VCE (sat) vs. IC




Figure 29. ICV - PNP cutoff frequency vs. IC





Figure 30. New output stage



In contrast, with the circuit of [Figure 31](#), the solution adopted to reduce the gain at high frequencies is the use of an external RC network.

4.8 Amplifier block diagram

The block diagram of each voltage amplifier is shown in [Figure 32](#). Regardless of production spread, the current in each final stage is kept low, with enough margin on the minimum, below which crossover distortion would appear.

Figure 31. Classical output stage





Figure 32. Amplifier block diagram



5 Built-in protection systems

5.1 Short-circuit protection

The maximum current the device can deliver can be calculated by considering the voltage that may be present at the terminals of a car radio amplifier and the minimum load impedance.

Apart from consideration concerning the area of the power transistors, it is not difficult to achieve peak currents of this magnitude (5 A peak). However, it becomes more complicated if AC and DC short-circuit protection is also required. In particular, with a protection circuit which limits the output current following the SOA curve of the output transistors, it is possible that in some conditions (highly reactive loads, for example) the protection circuit may intervene during normal operation. For this reason each amplifier has been equipped with a protection circuit that intervenes when the output current exceeds 4 A.


Figure 33 shows the protection circuit for an NPN power transistor (a symmetrical circuit applies to PNP). The VBE of the power is monitored and gives out a signal, available through a cascode.

This cascode is used to avoid the intervention of the short-circuit protection when the saturation is below a given limit.

The signal sets a flip-flop which forces the amplifier outputs into a high impedance state.

In case of DC short-circuit when the short-circuit is removed, the flip-flop is reset and restarts the circuit (*Figure 35*). In case of AC short-circuit or load shorted in bridge configuration, the device is continuously switched in ON/OFF conditions and the current is limited.

Figure 33. Circuitry for short-circuit detection



5.2 Polarity inversion

High current (up to 10 A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 2 A fuse (normally connected in series with the supply). This feature is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

5.3 DC voltage

The maximum operating DC voltage for the STA7360 is 18 V.


5.4 Thermal shutdown

The presence of a thermal limiting circuit offers the following advantages:

1. an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.
2. the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature: all that happens is that P_o (and therefore P_{tot}) and I_d are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance). *Figure 34* shows the dissippable power as a function of ambient temperature for different thermal resistance.


Figure 34. Maximum allowable power dissipation vs. ambient temperature



5.5 Loudspeaker protection

The STA7360 guarantees safe operations even for the loudspeaker in case of accidental short-circuit. Whenever a single OUT to GND, OUT to VS short-circuit occurs, both the outputs are switched OFF, thus limiting dangerous DC current flowing through the loudspeaker.

Figure 35. Restart circuit



6 Application hints

This section explains briefly how to get the best from the STA7360 and presents some application circuits with suggestions for the value of the components. These values can change depending on the characteristics that the designer of the car radio wants to obtain, or other parts of the car radio that are connected to the audio block.

To optimize the performance of the audio part it is useful (or indispensable) to analyze also the parts outside this block that can have an interconnection with the amplifier.

This method can provide components and system cost savings.

6.1 Reducing turn-on/off pop

The STA7360 has been designed in a way that the turn-on (off) transients are controlled through the charge (discharge) of the C_{SVR} capacitor.

As a result of it, the turn-on (off) transient spectrum contents is limited only to the subsonic range. The following section gives some brief notes to get the best from this design feature (it will refer mainly to the stereo application which appears to be in most cases the more critical from the pop viewpoint. The bridge connection in fact, due to the common-mode waveform at the outputs, does not give a pop effect).

6.2 Turn-on

Figure 36 shows the output waveform (before and after the "A" weighting filter) compared to the value of C_{SVR} .

Better pop-on performance is obtained with higher C_{SVR} values (the recommended range is from 22 μF to 220 μF).

The turn-on delay (during which the amplifier is in mute condition) is essentially a function of C_{out} , C_{SVR} :

$$T1 \approx 120 \cdot C_{out}$$

$$T2 \approx 1200 \cdot C_{SVR}$$


The turn-on delay is given by:

$$T1+T2 \text{ STEREO}$$

$$T2 \text{ BRIDGE}$$

The best performance is obtained by driving the st-by pin with a ramp having a slope slower than 2 V/ms.

Figure 36. Turn-on output waveforms compared to the values of C_{svr}



6.3 Turn-off

A turn-off pop can occur if the st-by pin goes low with a short time constant. This pop is due to the fast switch-off of the internal current generator of the amplifier.

If the voltage present across the load becomes rapidly zero (due to the fast switchoff) a small pop occurs, depending also on C_{out} , R_{load} .

The parameters that set the switchoff time constant of the st-by pin are:

- the st-by capacitor (C_4)
- the SVR capacitor (C_{svr})
- resistors connected from the st-by pin to the logical input (R_{ext})

6.4 Balanced input in bridge configuration

A helpful characteristic of the STA7360 is that, in bridge configuration, a signal present on both the input capacitors is amplified by the same amount and it is present in phase at the outputs, so this signal does not produce effects on the load. The typical value of CMRR is 46 dB.

Looking at *Figure 37*, we can see that a noise signal from the ground of the power amplifier to the ground of the hypothetical preamplifier is amplified of a factor equal to the gain of the amplifier ($2 \cdot G_v$).

Using a configuration of *Figure 38* the same ground noise is present at the output multiplied by the factor $2 \cdot G_v/200$.

This means less distortion, less noise (e.g. motor cassette noise) and/or a simplification of the layout of PC board.

The only limitation of this balanced input is the maximum amplitude of common-mode signals (few tens of millivolt) to avoid a loss of output power due to the common-mode signal on the output, but in a large number of cases this signal is within this range.

Figure 37. Balanced input in bridge configuration, example 1






Figure 38. Balanced input in bridge configuration, example 2



7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Figure 39. Multiwatt11V package mechanical data and dimensions.



8 Revision history

Table 6. Document revision history

Date	Revision	Changes
Sep-2003	1	Initial release.
Nov-2005	2	Add V_{st_on} and V_{st_off} in electrical characteristics.
Jan-2006	3	Modified V_{st_on} max value in Table 4 .
12-Dec-2011	4	Added Table 1: Device summary Updated ECOPACK® text in Section 7: Package information Revised document presentation, layout; minor textual updates

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com