# SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS SCBS141E – MAY 1992 – REVISED JULY 1995


- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (JT) DIPs


#### description

These bus transceivers and registers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT652 consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

SN54LVT652...JT PACKAGE SN74LVT652...DB, DW, OR PW PACKAGE





NC - No internal connection

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between real-time and stored data. A low input selects real-time data and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT652.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

SCBS141E - MAY 1992 - REVISED JULY 1995

#### description (continued)

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input; therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT652 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT652 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT652 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE									
INPUTS DATA I/O <sup>†</sup>									
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION	
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation	
L	Н	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data	
Х	Н	$\uparrow$	H or L	Х	Х	Input	Unspecified <sup>‡</sup>	Store A, hold B	
н	Н	$\uparrow$	$\uparrow$	х‡	Х	Input	Output	Store A in both registers	
L	Х	H or L	$\uparrow$	Х	Х	Unspecified <sup>‡</sup>	Input	Hold A, store B	
L	L	$\uparrow$	$\uparrow$	Х	X‡	Output	Input	Store B in both registers	
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus	
L	L	Х	H or L	Х	н	Output	Input	Stored B data to A bus	
н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus	
н	Н	H or L	Х	н	Х	Input	Output	Stored A data to B bus	
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus	


<sup>†</sup> The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously

Select control = H; clocks must be staggered in order to load both registers



SCBS141E - MAY 1992 - REVISED JULY 1995




#### Figure 1. Bus-Management Functions

Pin numbers shown are for the DB, DW, JT, and PW packages.



SCBS141E - MAY 1992 - REVISED JULY 1995


## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and PW packages.



# SN54LVT652, SN74LVT652 **3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS SCBS141E - MAY 1992 - REVISED JULY 1995



**To Seven Other Channels** 

Pin numbers shown are for the DB, DW, JT, and PW packages.



SCBS141E - MAY 1992 - REVISED JULY 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1)0.5 V to 7 V
Current into any output in the low state, I <sub>O</sub> : SN54LVT652
SN74LVT652 128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVT652
SN74LVT652
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0) -50 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package
DW package 1.7 W
PW package
Storage temperature range, T <sub>stg</sub> –65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

#### recommended operating conditions (see Note 4)

			SN54L	VT652	SN74L	VT652	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	EW	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		4	5.5		5.5	V
ЮН	High-level output current		C)	-24		-32	mA
IOL	Low-level output current		201	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	40	10		10	ns/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS141E - MAY 1992 - REVISED JULY 1995

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	_	SN	SN54LVT652			SN74LVT652					
PARAMETER	Т	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT			
VIK	V <sub>CC</sub> = 2.7 V,	lı = –18 mA				-1.2			-1.2	V	
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I <sub>OH</sub> = -100 μA		VCC-0	).2		VCC-0	.2			
	V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = – 8 mA		2.4			2.4			V	
VOH		I <sub>OH</sub> = – 24 mA		2						V	
	$V_{CC} = 3 V$	$I_{OH} = -32 \text{ mA}$					2				
	No. 07.V	I <sub>OL</sub> = 100 μA				0.2			0.2		
	$V_{CC} = 2.7 V$	I <sub>OL</sub> = 24 mA				0.5			0.5		
V		I <sub>OL</sub> = 16 mA				0.4	0.4				
V <sub>OL</sub>		I <sub>OL</sub> = 32 mA				0.5	0.5		0.5	V	
	V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 48 mA	0.55								
		I <sub>OL</sub> = 64 mA				0.55					
	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND			1	±1			±1		
	$V_{CC} = 0 \text{ or MAX}^{\ddagger},$	V <sub>I</sub> = 5.5 V	Control inputs		<u></u> 10				10		
Ц	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V			6	20			20	μA	
		VI = VCC	A or B ports§		20	5			5		
		V <sub>I</sub> = 0	1	2	2	-10			-10		
loff	V <sub>CC</sub> = 0,	$V_{\rm I}$ or $V_{\rm O} = 0$ to 4.5	5 V	Q					±100	μA	
		V <sub>I</sub> = 0.8 V		75			75				
l(hold)	$V_{CC} = 3 V$	V <sub>I</sub> = 2 V	A or B ports	-75			-75			μA	
IOZH	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V	-			1			1	μΑ	
IOZL	V <sub>CC</sub> = 3.6 V,	$V_{O} = 0.5 V$				-1			-1	μΑ	
			Outputs high		0.13	0.19		0.13	0.19		
ICC	V <sub>CC</sub> = 3.6 V,	l <sub>O</sub> = 0,	Outputs low		8.8	12		8.8	12	mA	
	$V_I = V_{CC}$ or GND		Outputs disabled		0.13	0.19		0.13	0.19		
$\Delta I_{CC}$ ¶	$V_{CC} = 3 V \text{ to } 3.6 V$ , One input at $V_{CC} - 0.6 V$ , Other inputs at $V_{CC}$ or GND					0.2			0.2	mA	
Ci	V <sub>I</sub> = 3 V or 0				4.5			4.5		pF	
C <sub>io</sub>	V <sub>O</sub> = 3 V or 0				11			11		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\$  Unused terminals at V\_CC or GND

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS141E - MAY 1992 - REVISED JULY 1995

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54LVT652							
			V <sub>CC</sub> = ± 0.		V <sub>CC</sub> =	2.7 V	= ۷ <sub>CC</sub> ± 0.	: 3.3 V 3 V	V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	150	0	150	0	150	0	150	MHz
tw	Pulse duration, CLK high or low				In.C		3.3		3.3		ns
	Setup time, A or B before	Data high		0	ULF.		1.2		1.2		
t <sub>su</sub>	CLKAB <sup>↑</sup> or CLKBA <sup>↑</sup> Data low			6.6			2		2.5		ns
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑						0.5		0.5		ns

## switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 2)


				SN54L	VT652										
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT			
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX				
f <sub>max</sub>							150			150		MHz			
<sup>t</sup> PLH	CLKBA or	A or D					1.8	3.7	6		6.9	20			
<sup>t</sup> PHL	CLKAB	A or B					2	3.7	5.7		6.4	ns			
<sup>t</sup> PLH	A an D	D on A			NJ.		1.2	2.8	4.7		5.5				
<sup>t</sup> PHL	A or B	B or A			EL		1	2.6	4.6		5.3	ns			
<sup>t</sup> PLH		A or B			40		1.4	3.7	6.4		7.6	7.6 ns			
<sup>t</sup> PHL	SBA or SAB‡			ý.	h		1.4	4	6.2		6.8	115			
<sup>t</sup> PZH	OEBA	А		202			1	2.9	5.8		7.2	20			
<sup>t</sup> PZL	UEBA			2			1	3	6		7.3	ns			
<sup>t</sup> PHZ				OEBA	•					2.2	3.9	6.5		6.9	
<sup>t</sup> PLZ	OEBA	A					1.8	3.2	5.8		5.9	ns			
<sup>t</sup> PZH		В					1	3.3	6.5		7.5	~~			
<sup>t</sup> PZL	OEAB	В					1.2	3.4	6.3		7.1	ns			
<sup>t</sup> PHZ	OEAB	В					1.7	4.5	7.2		8.1	ns			
t <sub>PLZ</sub>	OLAB	0					1.5	3.8	5.8		6.3	115			

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup>These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



SCBS141E - MAY 1992 - REVISED JULY 1995



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. Cl includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
  Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

#### Figure 2. Load Circuit and Voltage Waveforms



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153




# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated