**SN54LVC86A, SN74LVC86A**
**QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES**

SCAS288P−JANUARY 1993−REVISED APRIL 2005

## FEATURES

- **Operate From 1.65 V to 3.6 V**
- **Specified From −40°C to 85°C, −40°C to 125°C, and −55°C to 125°C**
- **Inputs Accept Voltages to 5.5 V**
- **Max $t_{pd}$ of 4.6 ns at 3.3 V**
- **Typical $V_{OLP}$ (Output Ground Bounce) <0.8 V at $V_{CC}$ = 3.3 V, $T_A$ = 25°C**

- **Typical $V_{OHV}$ (Output $V_{OH}$ Undershoot) >2 V at $V_{CC}$ = 3.3 V, $T_A$ = 25°C**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **ESD Protection Exceeds JESD 22**
    - **2000-V Human-Body Model (A114-A)**
    - **200-V Machine Model (A115-A)**
    - **1000-V Charged-Device Model (C101)**

**SN54LVC86A . . . J OR W PACKAGE**
**SN74LVC86A . . . D, DB, NS, OR PW PACKAGE**
**(TOP VIEW)**

```
        ___ ___
1A  [ 1      14 ]  VCC
1B  [ 2      13 ]  4B
1Y  [ 3      12 ]  4A
2A  [ 4      11 ]  4Y
2B  [ 5      10 ]  3B
2Y  [ 6       9 ]  3A
GND [ 7       8 ]  3Y
```

**SN74LVC86A . . . RGY PACKAGE**
**(TOP VIEW)**

```
          1A    VCC
           1     14
1B   [ 2         13 ]  4B
1Y   [ 3         12 ]  4A
2A   [ 4         11 ]  4Y
2B   [ 5         10 ]  3B
2Y   [ 6          9 ]  3A
           7      8
          GND    3Y
```

**SN54LVC86A . . . FK PACKAGE**
**(TOP VIEW)**

```
           1B 1A NC VCC 4B
            3  2  1 20 19
1Y  [ 4            18 ]  4A
NC  [ 5            17 ]  NC
2A  [ 6            16 ]  4Y
NC  [ 7            15 ]  NC
2B  [ 8            14 ]  3B
            9 10 11 12 13
           2Y GND NC 3Y 3A
```

NC - No internal connection

## DESCRIPTION/ORDERING INFORMATION

The SN54LVC86A quadruple 2-input exclusive-OR gate is designed for 2.7-V to 3.6-V $V_{CC}$ operation, and the SN74LVC86A quadruple 2-input exclusive-OR gate is designed for 1.65-V to 3.6-V $V_{CC}$ operation.

The 'LVC86A devices perform the Boolean function $Y = A \oplus B$ or $Y = \overline{A}B + A\overline{B}$ in positive logic.

### ORDERING INFORMATION

| $T_A$ | PACKAGE[1] | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---|---|---|---|---|
| −40°C to 85°C | QFN – RGY | Reel of 1000 | SN74LVC86ARGYR | LC86A |
| −40°C to 125°C | SOIC – D | Tube of 50 | SN74LVC86AD | LVC86A |
| | | Reel of 2500 | SN74LVC86ADR | |
| | | Reel of 250 | SN74LVC86ADT | |
| | SOP – NS | Reel of 2000 | SN74LVC86ANSR | LVC86A |
| | SSOP – DB | Reel of 2000 | SN74LVC86ADBR | LC86A |
| | TSSOP – PW | Tube of 90 | SN74LVC86APW | LC86A |
| | | Reel of 2000 | SN74LVC86APWR | |
| | | Reel of 250 | SN74LVC86APWT | |
| −55°C to 125°C | CDIP – J | Tube of 25 | SNJ54LVC86AJ | SNJ54LVC86AJ |
| | CFP – W | Tube of 150 | SNJ54LVC86AW | SNJ54LVC86AW |
| | LCCC – FK | Tube of 55 | SNJ54LVC86AFK | SNJ54LVC86AFK |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

⚠ Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**SN54LVC86A, SN74LVC86A**
**QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES**
SCAS288P−JANUARY 1993−REVISED APRIL 2005

TEXAS
INSTRUMENTS
www.ti.com

## DESCRIPTION/ORDERING INFORMATION (CONTINUED)

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

### FUNCTION TABLE
### (EACH GATE)

| INPUTS | | OUTPUT |
|---|---|---|
| **A** | **B** | **Y** |
| L | L | L |
| L | H | H |
| H | L | H |
| H | H | L |

## EXCLUSIVE-OR LOGIC

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

**EXCLUSIVE OR**



These five equivalent exclusive-OR symbols are valid for an SN74LVC86A gate in positive logic; negation may be shown at any two ports.

**LOGIC-IDENTITY ELEMENT**



The output is active (low) if all inputs stand at the same logic level (i.e., A = B).

**EVEN-PARITY ELEMENT**



The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

**ODD-PARITY ELEMENT**



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.

**www.ti.com**

## Absolute Maximum Ratings[1]

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|---|---|---|---|---|---|
| $V_{CC}$ | Supply voltage range | | −0.5 | 6.5 | V |
| $V_I$ | Input voltage range[2] | | −0.5 | 6.5 | V |
| $V_O$ | Output voltage range[2][3] | | −0.5 | $V_{CC}$ + 0.5 | V |
| $I_{IK}$ | Input clamp current | $V_I < 0$ | | −50 | mA |
| $I_{OK}$ | Output clamp current | $V_O < 0$ | | −50 | mA |
| $I_O$ | Continuous output current | | | ±50 | mA |
| | Continuous current through $V_{CC}$ or GND | | | ±100 | mA |
| $\theta_{JA}$ | Package thermal impedance | D package [4] | | 86 | °C/W |
| | | DB package[4] | | 96 | |
| | | NS package[4] | | 76 | |
| | | PW package[4] | | 113 | |
| | | RGY package[4] | | 47 | |
| $T_{stg}$ | Storage temperature range | | −65 | 150 | °C |
| $P_{tot}$ | Power dissipation | $T_A$ = −40°C to 125°C [5][6] | | 500 | mW |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The value of $V_{CC}$ is provided in the recommended operating conditions table.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.
(5) For the D package: above 70°C, the value of $P_{tot}$ derates linearly with 8 mW/K.
(6) For the DB, DGV, NS, and PW packages: above 60°C, the value of $P_{tot}$ derates linearly with 5.5 mW/K.

## Recommended Operating Conditions[1]

| | | | SN54LVC86A −55 TO 125°C | | UNIT |
|---|---|---|---|---|---|
| | | | MIN | MAX | |
| $V_{CC}$ | Supply voltage | Operating | 2 | 3.6 | V |
| | | Data retention only | 1.5 | | |
| $V_{IH}$ | High-level input voltage | $V_{CC}$ = 2.7 V to 3.6 V | 2 | | V |
| $V_{IL}$ | Low-level input voltage | $V_{CC}$ = 2.7 V to 3.6 V | | 0.8 | V |
| $V_I$ | Input voltage | | 0 | 5.5 | V |
| $V_O$ | Output voltage | | 0 | $V_{CC}$ | V |
| $I_{OH}$ | High-level output current | $V_{CC}$ = 2.7 V | | −12 | mA |
| | | $V_{CC}$ = 3 V | | −24 | |
| $I_{OL}$ | Low-level output current | $V_{CC}$ = 2.7 V | | 12 | mA |
| | | $V_{CC}$ = 3 V | | 24 | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | | | 9 | ns/V |

(1) All unused inputs of the device must be held at $V_{CC}$ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**SN54LVC86A, SN74LVC86A**
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCAS288P−JANUARY 1993−REVISED APRIL 2005

TEXAS
INSTRUMENTS
www.ti.com

## Recommended Operating Conditions[1]

| | | | SN74LVC86A | | | | | | UNIT |
|---|---|---|---|---|---|---|---|---|---|
| | | | $T_A = 25°C$ | | −40 TO 85°C | | −40 TO 125°C | | |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| $V_{CC}$ | Supply voltage | Operating | 1.65 | 3.6 | 1.65 | 3.6 | 1.65 | 3.6 | V |
| | | Data retention only | 1.5 | | 1.5 | | 1.5 | | |
| $V_{IH}$ | High-level input voltage | $V_{CC}$ = 1.65 V to 1.95 V | $0.65 \times V_{CC}$ | | $0.65 \times V_{CC}$ | | $0.65 \times V_{CC}$ | | V |
| | | $V_{CC}$ = 2.3 V to 2.7 V | 1.7 | | 1.7 | | 1.7 | | |
| | | $V_{CC}$ = 2.7 V to 3.6 V | 2 | | 2 | | 2 | | |
| $V_{IL}$ | Low-level input voltage | $V_{CC}$ = 1.65 V to 1.95 V | | $0.35 \times V_{CC}$ | | $0.35 \times V_{CC}$ | | $0.35 \times V_{CC}$ | V |
| | | $V_{CC}$ = 2.3 V to 2.7 V | | 0.7 | | 0.7 | | 0.7 | |
| | | $V_{CC}$ = 2.7 V to 3.6 V | | 0.8 | | 0.8 | | 0.8 | |
| $V_I$ | Input voltage | | 0 | 5.5 | 0 | 5.5 | 0 | 5.5 | V |
| $V_O$ | Output voltage | | 0 | $V_{CC}$ | 0 | $V_{CC}$ | 0 | $V_{CC}$ | V |
| $I_{OH}$ | High-level output current | $V_{CC}$ = 1.65 V | | −4 | | −4 | | −4 | mA |
| | | $V_{CC}$ = 2.3 V | | −8 | | −8 | | −8 | |
| | | $V_{CC}$ = 2.7 V | | −12 | | −12 | | −12 | |
| | | $V_{CC}$ = 3 V | | −24 | | −24 | | −24 | |
| $I_{OL}$ | Low-level output current | $V_{CC}$ = 1.65 V | | 4 | | 4 | | 4 | mA |
| | | $V_{CC}$ = 2.3 V | | 8 | | 8 | | 8 | |
| | | $V_{CC}$ = 2.7 V | | 12 | | 12 | | 12 | |
| | | $V_{CC}$ = 3 V | | 24 | | 24 | | 24 | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | | | 9 | | 9 | | 9 | ns/V |

(1)  All unused inputs of the device must be held at $V_{CC}$ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | $V_{CC}$ | SN54LVC86A | | | UNIT |
|---|---|---|---|---|---|---|---|
| | | | | −55 TO 125°C | | | |
| | | | | MIN | TYP | MAX | |
| $V_{OH}$ | $I_{OH}$ = −100 μA | | 2.7 V to 3.6 V | $V_{CC}$ − 0.2 | | | V |
| | $I_{OH}$ = −12 mA | | 2.7 V | 2.2 | | | |
| | | | 3 V | 2.4 | | | |
| | $I_{OH}$ = −24 mA | | 3 V | 2.2 | | | |
| $V_{OL}$ | $I_{OL}$ = 100 μA | | 2.7 V to 3.6 V | | | 0.2 | V |
| | $I_{OL}$ = 12 mA | | 2.7 V | | | 0.4 | |
| | $I_{OL}$ = 24 mA | | 3 V | | | 0.55 | |
| $I_I$ | $V_I$ = 5.5 V or GND | | 3.6 V | | | ±5 | μA |
| $I_{CC}$ | $V_I$ = $V_{CC}$ or GND | $I_O$ = 0 | 3.6 V | | | 10 | μA |
| $\Delta I_{CC}$ | One input at $V_{CC}$ − 0.6 V, Other inputs at $V_{CC}$ or GND | | 2.7 V to 3.6 V | | | 500 | μA |
| $C_i$ | $V_I$ = $V_{CC}$ or GND | | 3.3 V | | 5[1] | | pF |

(1)  $T_A = 25°C$

## Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | $V_{CC}$ | SN74LVC86A | | | | | | | UNIT |
|---|---|---|---|---|---|---|---|---|---|---|---|
| | | | | $T_A = 25°C$ | | | −40 TO 85°C | | −40 TO 125°C | | |
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| $V_{OH}$ | $I_{OH} = -100$ µA | | 1.65 V to 3.6 V | $V_{CC} - 0.2$ | | | $V_{CC} - 0.2$ | | $V_{CC} - 0.3$ | | V |
| | $I_{OH} = -4$ mA | | 1.65 V | 1.29 | | | 1.2 | | 1.05 | | |
| | $I_{OH} = -8$ mA | | 2.3 V | 1.9 | | | 1.7 | | 1.55 | | |
| | $I_{OH} = -12$ mA | | 2.7 V | 2.2 | | | 2.2 | | 2.05 | | |
| | | | 3 V | 2.4 | | | 2.4 | | 2.25 | | |
| | $I_{OH} = -24$ mA | | 3 V | 2.3 | | | 2.2 | | 2 | | |
| $V_{OL}$ | $I_{OL} = 100$ µA | | 1.65 V to 3.6 V | | | 0.1 | | 0.2 | | 0.3 | V |
| | $I_{OL} = 4$ mA | | 1.65 V | | | 0.24 | | 0.45 | | 0.6 | |
| | $I_{OL} = 8$ mA | | 2.3 V | | | 0.3 | | 0.7 | | 0.75 | |
| | $I_{OL} = 12$ mA | | 2.7 V | | | 0.4 | | 0.4 | | 0.6 | |
| | $I_{OL} = 24$ mA | | 3 V | | | 0.55 | | 0.55 | | 0.8 | |
| $I_I$ | $V_I = 5.5$ V or GND | | 3.6 V | | | ±1 | | ±5 | | ±20 | µA |
| $I_{CC}$ | $V_I = V_{CC}$ or GND | $I_O = 0$ | 3.6 V | | | 1 | | 10 | | 40 | µA |
| $\Delta I_{CC}$ | One input at $V_{CC} - 0.6$ V, Other inputs at $V_{CC}$ or GND | | 2.7 V to 3.6 V | | | 500 | | 500 | | 5000 | µA |
| $C_i$ | $V_I = V_{CC}$ or GND | | 3.3 V | | 5 | | | | | | pF |

## Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $V_{CC}$ | SN54LVC86A | | UNIT |
|---|---|---|---|---|---|---|
| | | | | −55 TO 125°C | | |
| | | | | MIN | MAX | |
| $t_{pd}$ | A | Y | 2.7 V | | 5.6 | ns |
| | | | 3.3 V ± 0.3 V | 1 | 4.6 | |

## Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $V_{CC}$ | SN74LVC86A | | | | | | | UNIT |
|---|---|---|---|---|---|---|---|---|---|---|---|
| | | | | $T_A = 25°C$ | | | −40 TO 85°C | | −40 TO 125°C | | |
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| $t_{pd}$ | A | Y | 1.8 V ± 0.15 V | 1 | 4.1 | 9.4 | 1 | 9.9 | 1 | 11.4 | ns |
| | | | 2.5 V ± 0.2 V | 1 | 2.9 | 7.1 | 1 | 7.6 | 1 | 9.7 | |
| | | | 2.7 V | 1 | 2.8 | 5.4 | 1 | 5.6 | 1 | 7.1 | |
| | | | 3.3 V ± 0.3 V | 1 | 2.5 | 4.4 | 1 | 4.6 | 1 | 5.8 | |
| $t_{sk(o)}$ | | | 3.3 V ± 0.3 V | | | | | 1 | | 1.5 | ns |

## Operating Characteristics

$T_A = 25°C$

| PARAMETER | | TEST CONDITIONS | $V_{CC}$ | TYP | UNIT |
|---|---|---|---|---|---|
| $C_{pd}$ | Power dissipation capacitance per gate | f = 10 MHz | 1.8 V | 6.5 | pF |
| | | | 2.5 V | 7.5 | |
| | | | 3.3 V | 8.5 | |

# PARAMETER MEASUREMENT INFORMATION



**LOAD CIRCUIT**

| TEST | S1 |
|------|-----|
| $t_{PLH}/t_{PHL}$ | Open |
| $t_{PLZ}/t_{PZL}$ | $V_{LOAD}$ |
| $t_{PHZ}/t_{PZH}$ | GND |

| $V_{CC}$ | INPUTS | | $V_M$ | $V_{LOAD}$ | $C_L$ | $R_L$ | $V_\Delta$ |
|----------|--------|--------|-------|-----------|-------|-------|-----------|
| | $V_I$ | $t_r/t_f$ | | | | | |
| $1.8\ V \pm 0.15\ V$ | $V_{CC}$ | ≤2 ns | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 1 kΩ | 0.15 V |
| $2.5\ V \pm 0.2\ V$ | $V_{CC}$ | ≤2 ns | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 500 Ω | 0.15 V |
| 2.7 V | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |
| $3.3\ V \pm 0.3\ V$ | 2.7 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |



**VOLTAGE WAVEFORMS**
**PULSE DURATION**



**VOLTAGE WAVEFORMS**
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**
**PROPAGATION DELAY TIMES**
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**
**ENABLE AND DISABLE TIMES**
**LOW- AND HIGH-LEVEL ENABLING**

NOTES:   A.   $C_L$ includes probe and jig capacitance.
   B.   Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
        Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
   C.   All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50\ \Omega$.
   D.   The outputs are measured one at a time, with one transition per measurement.
   E.   $t_{PLZ}$ and $t_{PHZ}$ are the same as $t_{dis}$.
   F.   $t_{PZL}$ and $t_{PZH}$ are the same as $t_{en}$.
   G.   $t_{PLH}$ and $t_{PHL}$ are the same as $t_{pd}$.
   H.   All parameters and waveforms are not applicable to all devices.

**Figure 1. Load Circuit and Voltage Waveforms**

## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 5962-9761901Q2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962-9761901Q2A SNJ54LVC 86AFK | Samples |
| 5962-9761901QDA | ACTIVE | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9761901QDA SNJ54LVC86AW | Samples |
| SN74LVC86AD | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC86A | Samples |
| SN74LVC86ADBLE | OBSOLETE | SSOP | DB | 14 | | TBD | Call TI | Call TI | -40 to 125 | | |
| SN74LVC86ADBR | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC86A | Samples |
| SN74LVC86ADBRE4 | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC86A | Samples |
| SN74LVC86ADE4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC86A | Samples |
| SN74LVC86ADG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC86A | Samples |
| SN74LVC86ADR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC86A | Samples |
| SN74LVC86ADRE4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC86A | Samples |
| SN74LVC86ADRG4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC86A | Samples |
| SN74LVC86ADT | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC86A | Samples |
| SN74LVC86ANSR | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LVC86A | Samples |
| SN74LVC86APW | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC86A | Samples |
| SN74LVC86APWE4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC86A | Samples |
| SN74LVC86APWG4 | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC86A | Samples |

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|---|---|---|---|---|---|---|---|---|---|---|---|
| SN74LVC86APWLE | OBSOLETE | TSSOP | PW | 14 | | TBD | Call TI | Call TI | -40 to 125 | | |
| SN74LVC86APWR | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC86A | Samples |
| SN74LVC86APWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LC86A | Samples |
| SN74LVC86ARGYR | ACTIVE | VQFN | RGY | 14 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | LC86A | Samples |
| SN74LVC86ARGYRG4 | ACTIVE | VQFN | RGY | 14 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | LC86A | Samples |
| SNJ54LVC86AFK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962-9761901Q2A SNJ54LVC 86AFK | Samples |
| SNJ54LVC86AW | ACTIVE | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9761901QD A SNJ54LVC86AW | Samples |

**(1)** The marketing status values are defined as follows:
**ACTIVE:** Product device recommended for new designs.
**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.
**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
**TBD:**  The Pb-Free/Green conversion plan has not been defined.
**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based  die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br)  and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN54LVC86A, SN74LVC86A :**

● Catalog: SN74LVC86A

● Automotive: SN74LVC86A-Q1, SN74LVC86A-Q1

● Enhanced Product: SN74LVC86A-EP, SN74LVC86A-EP

● Military: SN54LVC86A

NOTE: Qualified Version Definitions:

     ● Catalog - TI's standard catalog product

     ● Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

     ● Enhanced Product - Supports Defense, Aerospace and Medical Applications

     ● Military - QML certified for Military and Defense Applications

## TAPE AND REEL INFORMATION

**REEL DIMENSIONS**

**TAPE DIMENSIONS**

| A0 | Dimension designed to accommodate the component width |
|----|-------------------------------------------------------|
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------|--------------|-----------------|------|-----|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74LVC86ADBR | SSOP | DB | 14 | 2000 | 330.0 | 16.4 | 8.2 | 6.6 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74LVC86ADR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC86ADT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74LVC86ANSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74LVC86APWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74LVC86ARGYR | VQFN | RGY | 14 | 3000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q1 |

**TAPE AND REEL BOX DIMENSIONS**



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------|--------------|-----------------|------|-----|-------------|------------|-------------|
| SN74LVC86ADBR | SSOP | DB | 14 | 2000 | 367.0 | 367.0 | 38.0 |
| SN74LVC86ADR | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| SN74LVC86ADT | SOIC | D | 14 | 250 | 367.0 | 367.0 | 38.0 |
| SN74LVC86ANSR | SO | NS | 14 | 2000 | 367.0 | 367.0 | 38.0 |
| SN74LVC86APWR | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| SN74LVC86ARGYR | VQFN | RGY | 14 | 3000 | 367.0 | 367.0 | 35.0 |

FK (S−CQCC−N**)
28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



| NO. OF TERMINALS ** | A | | B | |
|---|---|---|---|---|
| | MIN | MAX | MIN | MAX |
| 20 | 0.342 (8,69) | 0.358 (9,09) | 0.307 (7,80) | 0.358 (9,09) |
| 28 | 0.442 (11,23) | 0.458 (11,63) | 0.406 (10,31) | 0.458 (11,63) |
| 44 | 0.640 (16,26) | 0.660 (16,76) | 0.495 (12,58) | 0.560 (14,22) |
| 52 | 0.740 (18,78) | 0.761 (19,32) | 0.495 (12,58) | 0.560 (14,22) |
| 68 | 0.938 (23,83) | 0.962 (24,43) | 0.850 (21,6) | 0.858 (21,8) |
| 84 | 1.141 (28,99) | 1.165 (29,59) | 1.047 (26,6) | 1.063 (27,0) |

4040140/D 01/11

NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. Falls within JEDEC MS−004

TEXAS
INSTRUMENTS
www.ti.com

RGY (S−PVQFN−N14)                    PLASTIC QUAD FLATPACK NO−LEAD

3,65
3,35  [A]

[B]

13          9

14                    8

3,65
3,35

1                    7

2          6

Pin 1 Index Area
Top and Bottom
[F]

0,20 Nominal
Lead Frame

1,00
0,80

Seating Plane

[0,08 C]

0,05
0,00
Seating Height

[C]

2,00

0,50

14X 0,50
0,30

2          6

1          7

THERMAL PAD

SIZE AND SHAPE
SHOWN ON SEPRATE SHEET

1,50

14          8

13          9

14X 0,30
0,18

⊕ [0,10 (M) C A B]
[0,05 (M) C]

Bottom View

4203539−2/I  06/2011

NOTES:  A.  All linear dimensions are in millimeters.  Dimensioning and tolerancing per ASME Y14.5M−1994.
        B.  This drawing is subject to change without notice.
        C.  QFN (Quad Flatpack No−Lead) package configuration.
        D.  The package thermal pad must be soldered to the board for thermal and mechanical performance.
        E.  See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
        F.  Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
            The Pin 1 identifiers are either a molded, marked, or metal feature.
        G.  Package complies to JEDEC MO−241 variation BA.

**TEXAS INSTRUMENTS**
www.ti.com

RGY (S−PVQFN−N14)                    PLASTIC QUAD FLATPACK NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad

2,05±0,10

2,05±0,10

Bottom View

Exposed Thermal Pad Dimensions

4206353−2/P   03/14

NOTE:   All linear dimensions are in millimeters

RGY (S−PVQFN−N14)          PLASTIC QUAD FLATPACK NO−LEAD

Example Board Layout

4,30

4,30
2,60
1,50
2,05
2,05

Note D

8x0,50          0.28

Example Stencil Design
0.125mm Stencil Thickness
(Note E)

4,25

4,25
2,65
1,50
0,82 SQ
0,50

0,80 x 14 PL.

8x0,50          0,23 x 14 PL.

64% solder coverage by printed
area on center thermal pad

Non Solder Mask
Defined Pad

Example
Solder Mask Opening
(Note F)

0,08
R0,14
0,85

0,07
0,28

All Around

Example
Pad Geometry
(Note C)

Example Via Layout Design
may vary depending on constraints
(Note D, F)

1,00
1,00

6x∅0,3

4208122−2/P  03/14

NOTES:  A.  All linear dimensions are in millimeters.
         B.  This drawing is subject to change without notice.
         C.  Publication IPC−7351 is recommended for alternate designs.
         D.  This package is designed to be soldered to a thermal pad on the board.  Refer to Application Note, Quad Flat−Pack
             QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
             for specific thermal information, via requirements, and recommended board layout.
             These documents are available at www.ti.com <http://www.ti.com>.
         E.  Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.  Customers should
             contact their board assembly site for stencil design recommendations.  Refer to IPC 7525 for stencil design considerations.
         F.  Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

![Texas Instruments logo] TEXAS
INSTRUMENTS
www.ti.com

## MECHANICAL DATA

| DIM \ PINS ** | 14 | 16 | 20 | 24 |
|---|---|---|---|---|
| A  MAX | 10,50 | 10,50 | 12,90 | 15,30 |
| A  MIN | 9,90 | 9,90 | 12,30 | 14,70 |

4040062/C 03/03

NOTES:   A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

W (R−GDFP−F14)                                              CERAMIC DUAL FLATPACK

Base and Seating Plane

$\frac{0.045\ (1,14)}{0.026\ (0,66)}$

$\frac{0.260\ (6,60)}{0.235\ (5,97)}$

$\frac{0.080\ (2,03)}{0.045\ (1,14)}$

$\frac{0.008\ (0,20)}{0.004\ (0,10)}$

0.280 (7,11) MAX

$\frac{0.019\ (0,48)}{0.015\ (0,38)}$

1                    14

0.050 (1,27)

$\frac{0.390\ (9,91)}{0.335\ (8,51)}$

0.005 (0,13) MIN
4 Places

7                    8

$\frac{0.360\ (9,14)}{0.250\ (6,35)}$              $\frac{0.360\ (9,14)}{0.250\ (6,35)}$

4040180−2/F   04/14

NOTES:   A.  All linear dimensions are in inches (millimeters).
         B.  This drawing is subject to change without notice.
         C.  This package can be hermetically sealed with a ceramic lid using glass frit.
         D.  Index point is provided on cap for terminal identification only.
         E.  Falls within MIL STD 1835 GDFP1−F14

TEXAS
INSTRUMENTS
www.ti.com

D (R−PDSO−G14)                                          PLASTIC SMALL OUTLINE

$$\frac{0.344\ (8,75)}{0.337\ (8,55)}$$ △C

14                                          8

$$\frac{0.244\ (6,20)}{0.228\ (5,80)}$$

$$\frac{0.157\ (4,00)}{0.150\ (3,80)}$$ △D

1                                          7

Pin 1
Index Area

0.050 (1,27)

$$\frac{0.020\ (0,51)}{0.012\ (0,31)}$$

⊕ | 0.010 (0,25) Ⓜ

0.069 (1,75) Max

$$\frac{0.010\ (0,25)}{0.004\ (0,10)}$$

$$\frac{0.010\ (0,25)}{0.005\ (0,13)}$$

△ 0.004 (0,10)

Gauge Plane

0.010 (0,25)           0°−8°                                    Seating Plane

$$\frac{0.050\ (1,27)}{0.016\ (0,40)}$$

4040047−5/M   06/11

NOTES:   A.  All linear dimensions are in inches (millimeters).
         B.  This drawing is subject to change without notice.
     △C  Body length does not include mold flash, protrusions, or gate burrs.  Mold flash, protrusions, or gate burrs shall
             not exceed 0.006 (0,15) each side.
     △D  Body width does not include interlead flash.  Interlead flash shall not exceed 0.017 (0,43) each side.
         E.  Reference JEDEC MS−012 variation AB.

TEXAS
INSTRUMENTS
www.ti.com

D (R-PDSO-G14)　　　　　　　　　PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

Stencil Openings
(Note D)

12x1,27

14x0,55

12x1,27

14x1,50

5,40

5,40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

1,55

0.07

All Around

Example
Solder Mask Opening
(See Note E)

4211283-3/E  08/12

NOTES:　A.　All linear dimensions are in millimeters.
　　　　　B.　This drawing is subject to change without notice.
　　　　　C.　Publication IPC-7351 is recommended for alternate designs.
　　　　　D.　Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.  Customers should
　　　　　　　contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
　　　　　E.　Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

PW (R−PDSO−G14)                    PLASTIC SMALL OUTLINE

0,65    0,30 / 0,19    ⊕ 0,10 Ⓜ

14                    8

Ⓓ  4,50 / 4,30    6,60 / 6,20

1        7

5,10 / 4,90

Ⓒ

0,15 NOM

Gage Plane

0,25

0°−8°

0,75 / 0,50

1,20 MAX    0,15 / 0,05

Seating Plane

△ 0,10

4040064−3/G  02/11

NOTES:  A.  All linear dimensions are in millimeters.  Dimensioning and tolerancing per ASME Y14.5M−1994.
        B.  This drawing is subject to change without notice.
        Ⓒ  Body length does not include mold flash, protrusions, or gate burrs.  Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
        Ⓓ  Body width does not include interlead flash.  Interlead flash shall not exceed 0,25 each side.
        E.  Falls within JEDEC MO−153

**TEXAS INSTRUMENTS**
www.ti.com

PW (R−PDSO−G14)                                    PLASTIC  SMALL  OUTLINE

Example Board Layout
(Note C)

Stencil Openings
(Note D)

14x0,30

12x0,65

12x0,65

14x1,55

5,60

5,60

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,35

1,60

Example
Solder Mask Opening
(See Note E)

0,07
All  Around

4211284−2/G   08/15

NOTES:    A.   All linear dimensions are in millimeters.
          B.   This drawing is subject to change without notice.
          C.   Publication IPC−7351 is recommended for alternate designs.
          D.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.  Customers should
               contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
          E.   Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

**DB (R-PDSO-G\*\*)**                                                    **PLASTIC SMALL-OUTLINE**

**28 PINS SHOWN**

| PINS \*\* / DIM | 14 | 16 | 20 | 24 | 28 | 30 | 38 |
|---|---|---|---|---|---|---|---|
| A  MAX | 6,50 | 6,50 | 7,50 | 8,50 | 10,50 | 10,50 | 12,90 |
| A  MIN | 5,90 | 5,90 | 6,90 | 7,90 | 9,90 | 9,90 | 12,30 |

4040065 /E 12/01

NOTES:  A.  All linear dimensions are in millimeters.
B.  This drawing is subject to change without notice.
C.  Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D.  Falls within JEDEC MO-150

# IMPORTANT NOTICE

| Products | | Applications | |
|---|---|---|---|
| Audio | www.ti.com/audio | Automotive and Transportation | www.ti.com/automotive |
| Amplifiers | amplifier.ti.com | Communications and Telecom | www.ti.com/communications |
| Data Converters | dataconverter.ti.com | Computers and Peripherals | www.ti.com/computers |
| DLP® Products | www.dlp.com | Consumer Electronics | www.ti.com/consumer-apps |
| DSP | dsp.ti.com | Energy and Lighting | www.ti.com/energy |
| Clocks and Timers | www.ti.com/clocks | Industrial | www.ti.com/industrial |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Security | www.ti.com/security |
| Power Mgmt | power.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | | |
| OMAP Applications Processors | www.ti.com/omap | **TI E2E Community** | e2e.ti.com |
| Wireless Connectivity | www.ti.com/wirelessconnectivity | | |