

## **Multimodal Sensor Front End**

## ADPD4100/ADPD4101

## **Data Sheet**

#### **FEATURES**

Multimodal analog front end

8 input channels with multiple operation modes for various sensor measurements

Dual-channel processing with simultaneous sampling 12 programmable time slots for synchronized sensor measurements

Flexible input multiplexing to support differential and single-ended sensor measurements

8 LED drivers, 4 of which can be driven simultaneously Flexible sampling rate from 0.004 Hz to 9 kHz using internal oscillators

**On-chip digital filtering** 

SNR of transmit and receive signal chain: 100 dB AC ambient light rejection: 60 dB up to 1 kHz

400 mA total LED peak drive current

Total system power dissipation: 30 μW (combined LED and AFE power), continuous PPG measurement at 75 dB SNR, 25 Hz ODR, 100 nA/mA CTR

SPI and I<sup>2</sup>C communications supported 512-byte FIFO size

#### **APPLICATIONS**

Wearable health and fitness monitors: heart rate monitors (HRMs), heart rate variability (HRV), stress, blood pressure estimation, SpO<sub>2</sub>, hydration, body composition Industrial monitoring: CO, CO<sub>2</sub>, smoke, and aerosol detection Home patient monitoring

#### **GENERAL DESCRIPTION**

The ADPD4100/ADPD4101 operate as a complete multimodal sensor front end, stimulating up to eight light emitting diodes (LEDs) and measuring the return signal on up to eight separate current inputs. Twelve time slots are available, enabling 12 separate measurements per sampling period.

The data output and functional configuration utilize an  $\rm I^2C$  interface on the ADPD4101 or a serial port interface (SPI) on the ADPD4100. The control circuitry includes flexible LED signaling and synchronous detection. The devices use a 1.8 V analog core and 1.8 V/3.3 V compatible digital input/output (I/O).

The analog front end (AFE) rejects signal offsets and corruption from asynchronous modulated interference, typically from ambient light, eliminating the need for optical filters or externally controlled dc cancellation circuitry. Multiple operating modes are provided, enabling the ADPD4100/ADPD4101 to be a sensor hub for synchronous measurements of photodiodes, biopotential electrodes, resistance, capacitance, and temperature sensors. The multiple operation modes accommodate various sensor measurements, including, but not limited to, photoplethysmography (PPG), electrocardiography (ECG), electrodermal activity (EDA), impedance, capacitance, temperature, gas detection, smoke detection, and aerosol detection for various healthcare, industrial, and consumer applications.

The ADPD4100/ADPD4101 are available in a 3.11 mm  $\times$  2.14 mm, 0.4 mm pitch, 33-ball WLCSP and 35-ball WLCSP.




Figure 1

Rev. 0

Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.

## **TABLE OF CONTENTS**

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Temperature and Power Specifications	3
Performance Specifications	4
Digital Specifications	6
Timing Specifications	6
Absolute Maximum Ratings	9
Thermal Resistance	9
Electrostatic Discharge (ESD) Ratings	9
ESD Caution	9
Pin Configurations and Function Descriptions	10
Typical Performance Characteristics	13
Theory of Operation	15
Introduction	15
Analog Signal Path	15
LED Drivers	16
Determining C <sub>VLED</sub>	17
Datapath, Decimation, Subsampling, and FIFO	18
Clocking	21
Time Stamp Operation	22
Low Frequency Oscillator Calibration	22
High Frequency Oscillator Calibration	22

Time Slot Operation
Execution Modes
Host Interface24
Applications Information
Operating Mode Overview
Analog Integration Mode
Digital Integration Mode
TIA ADC Mode42
Protecting Against TIA Saturation in Normal Operation 42
ECG Measurement with the ADPD4100/ADPD4101 44
Register Map51
Register Details
Global Configuration Registers70
Interrupt Status and Control Registers72
Threshold Setup and Control Registers
Clock and Timestamp Setup and Control Registers 84
System Registers
I/O Setup and Control Registers
Time Slot Configuration Registers
AFE Timing Setup Registers94
LED Control and Timing Registers
ADC Offset Registers
Output Data Registers
Outline Dimensions
Ordering Guide101

#### **REVISION HISTORY**

6/2020—Revision 0: Initial Version

## **SPECIFICATIONS**

#### **TEMPERATURE AND POWER SPECIFICATIONS**

**Table 1. Operating Conditions** 

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
TEMPERATURE RANGE					
Operating		-40		+85	°C
Storage		-65		+150	°C
POWER SUPPLY VOLTAGE					
Supply, V <sub>DD</sub>	Applied at the AVDD, DVDD1, and DVDD2 pins	1.7	1.8	1.9	V
Input/Output Driver Supply, IOV <sub>DD</sub>	Applied at the IOVDD pin	1.7	1.8	3.6	V

 $AVDD = DVDDx = IOVDD = 1.8 \text{ V}, T_A = 25$ °C, unless otherwise noted.

**Table 2. Current Consumption** 

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
POWER SUPPLY (V <sub>DD</sub> ) CURRENT						
V <sub>DD</sub> Supply Current¹		Signal-to-noise ratio (SNR) = 75 dB, 25 Hz output data rate (ODR), single time slot, 1 MHz low frequency oscillator frequency		10		μΑ
		SNR = 75 dB, 25 Hz ODR, single time slot, 32 kHz low frequency oscillator frequency		8		μΑ
Total System Power Dissipation		Combined LED and AFE power, continuous PPG measurement at 75 dB SNR, 25 Hz ODR, 100 nA/mA current transfer ratio (CTR), 1 MHz low frequency oscillator frequency		30		μW
		Combined LED and AFE power, continuous PPG measurement at 75 dB SNR, 25 Hz ODR, 100 nA/mA CTR, 32 kHz low frequency oscillator frequency		26		μW
Peak V <sub>DD</sub> Supply Current (1.8 V)						
1-Channel Operation	IV <sub>DD_PEAK</sub>	Peak VDD current during time slot sampling		3.8		mΑ
Standby Mode Current	IV <sub>DD_STANDBY</sub>			0.20		μΑ

 $<sup>^{1}\,\</sup>mbox{V}_{\mbox{\scriptsize DD}}$  is the voltage applied at the AVDD and DVDDx pins.

**Data Sheet ADPD4100/ADPD4101** 

#### **PERFORMANCE SPECIFICATIONS**

AVDD = DVDDx = IOVDD = 1.8 V, T<sub>A</sub> = full operating temperature range, unless otherwise noted.

Table 3.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DATA ACQUISITION					
Datapath Width				32	Bits
FIRST IN, FIRST OUT (FIFO) SIZE				512	Bytes
LED DRIVER					
LED Peak Current per Driver	LED pulse enabled	1.5		200	mA
LED Peak Current, Total	Using multiple LED drivers simultaneously			400	mA
Driver Compliance Voltage	For any LED driver output at LED_CURRENTx_x = 0x7F			300	mV
LEDxx Pin Voltage <sup>1</sup>				3.6	V
Highest LED Peak Current per Driver <sup>2</sup>	For any LED driver at LED_CURRENTx_x = 0x7F	176	200	208	mA
LED PERIOD	AFE width = 4 μs <sup>3</sup>	11			μs
	AFE width = 3 μs	9			μs
SAMPLING RATE⁴	Single time slot, four data bytes to FIFO, 2 µs LED pulse	0.004		9000	Hz
OSCILLATOR DRIFT					
32 kHz Oscillator	Percent variation from 25°C to 85°C		6		%
	Percent variation from +25°C to -40°C		-8.5		%
1 MHz Oscillator	Percent variation from 25°C to 85°C		3		%
	Percent variation from +25°C to −40°C		-4		%
32 MHz Oscillator	Percent Variation from 25°C to 85°C		1		%
	Percent Variation from +25°C to -40°C		-1.5		%

<sup>&</sup>lt;sup>1</sup> LEDxx refers to LED1A, LED2A, LED3A, LED4A, LED1B, LED2B, LED3B, and LED4B.

Table 4.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
TRANSIMPEDANCE AMPLIFIER (TIA) GAIN		12.5		200	kΩ
PULSED SIGNAL CONVERSIONS, 3 μs LED PULSE	4 μs integration width, continuous connect mode				
ADC Resolution <sup>1</sup>	TIA feedback resistor				
	12.5 kΩ		6.2		nA/LSB
	25 kΩ		3.1		nA/LSB
	50 kΩ		1.5		nA/LSB
	100 kΩ		0.77		nA/LSB
	200 kΩ		0.38		nA/LSB
ADC Saturation Level <sup>2</sup>	TIA feedback resistor				
	12.5 kΩ		50		μΑ
	25 kΩ		25		μΑ
	50 kΩ		12.5		μΑ
	100 kΩ		6.22		μΑ
	200 kΩ		3.11		μΑ

<sup>&</sup>lt;sup>2</sup> The maximum value in this specification is the maximum value at LED driver current setting = 0x7F on LED Driver LED1A, and the minimum value in this specification is the minimum value at LED driver current setting = 0x7F on LED Driver LED4B. Typically, the LED peak current is the highest on LED1A and the lowest on LED4B, while the rest of the drivers fall in between, and the LED peak current of the LEDxA drivers are higher than that of LEDxB drivers of the same number. For example, the LED peak current of LED3A is higher than that of LED3B.

<sup>&</sup>lt;sup>3</sup> Minimum LED period = (2 × AFE width) + 3 µs.
<sup>4</sup> The maximum value in this specification is the internal ADC sampling rate using the internal 1 MHz state machine clock. The I<sup>2</sup>C and SPI read rates in some configurations may limit the ODR.

**Data Sheet** 

## ADPD4100/ADPD4101

Parameter	Test Conditions/Comments	Min T	ур Ма	x l	Unit
PULSED SIGNAL CONVERSIONS, 2 μs LED PULSE	3 μs integration width, continuous connect mode				
ADC Resolution <sup>1</sup>	TIA feedback resistor				
	12.5 kΩ	8	.2	r	nA/LSB
	25 kΩ	4	.1	r	nA/LSB
	50 kΩ		.04		nA/LSB
	100 kΩ	1	.02		nA/LSB
	200 kΩ	0	.51	l r	nA/LSB
ADC Saturation Level <sup>2</sup>	TIA feedback resistor				
	12.5 kΩ	6	7		μΑ
	25 kΩ		3		μΑ
	50 kΩ	1	6.7		μΑ
	100 kΩ		.37		μA
	200 kΩ		.19		μΑ
FULL SIGNAL CONVERSIONS			•••		
TIA Linear Dynamic Range (per Channel)	Total input current, 1% compression point, TIA_VREF = 1.265 V				
TITLE Dynamic hange (per chamic)	12.5 k $\Omega$	7	2	١.	μΑ
	25 kΩ		8	1 -	μA
	50 kΩ	_	8.7		μA
	100 kΩ		.3		μA
	200 kΩ		.6		μA
SYSTEM PERFORMANCE	200 KI	-		-   1	μΛ
	Continuous connect mode single pulse single channel				
Referred to Input Noise	Continuous connect mode, single pulse, single channel, floating input, TIA_VREF = 1.265 V, 3 µs integration time				
	12.5 kΩ TIA gain	8	.2	r	nA rms
	25 kΩ TIA gain	4	.1	r	nA rms
	50 kΩ TIA gain	2	.2	r	nA rms
	100 kΩ TIA gain	1	.2	r	nA rms
	200 kΩ TIA gain	0	.61	r	nA rms
Referred to Input Noise	Continuous connect mode, single pulse, single channel, 90% full-scale input signal, no ambient light, TIA_VREF = 1.265 V, VCx = TIA_VREF + 215 mV, 2 $\mu$ s LED pulse, photodiode capacitance (CPD) = 70 pF, input resistor = 500 $\Omega$				
	12.5 kΩ TIA gain	1	0.3	r	nA rms
	25 kΩ TIA gain	5	.3	r	nA rms
	50 kΩ TIA gain	2	.7	r	nA rms
	100 kΩ TIA gain	1	.5	r	nA rms
	200 kΩ TIA gain	0	.97	r	nA rms
SNR	12.5 kΩ TIA gain, single pulse	7	6	(	dB
	25 kΩ TIA gain, single pulse	7	6	(	dB
	50 kΩ TIA gain, single pulse	7	5		dB
	100 kΩ TIA gain, single pulse	7	4		dB
	200 kΩ TIA gain, single pulse		2		dB
	100 k $\Omega$ TIA gain, 100 Hz ODR, 80 pulses, $C_{PD} = 70$ pF, 0.5 Hz to 20 Hz bandwidth, transmit and receive signal chain		00		dB
AC Ambient Light Rejection	DC to 1 kHz, linear range of TIA, TIA gain = 25 k $\Omega$ , 50 k $\Omega$ , 100 k $\Omega$ , 200 k $\Omega$	6	0	C	dB
	DC to 1 kHz, linear range of TIA, TIA gain = 12.5 k $\Omega$	5	5	(	dB
DC Power Supply Rejection Ratio (PSRR)	At 75% full scale input		0		dB

<sup>&</sup>lt;sup>1</sup> ADC resolution is listed per pulse. If using multiple pulses, divide by the number of pulses. <sup>2</sup> ADC saturation level applies to pulsed signal only, because ambient signal is rejected prior to ADC conversion.

#### **DIGITAL SPECIFICATIONS**

IOVDD = 1.7 V to 3.6 V, unless otherwise noted.

**Table 5. Digital Specifications** 

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
LOGIC INPUTS						
Input Voltage Level						
SCL, SDA						
High	V <sub>IH</sub>		0.7 × IOVDD		3.6	٧
Low	$V_{IL}$		-0.3		$+0.3 \times IOVDD$	٧
GPIOx, MISO, MOSI, SCLK, CS						
High	V <sub>IH</sub>		0.7 × IOVDD		IOVDD + 0.3	٧
Low	$V_{IL}$		-0.3		$+0.3 \times IOVDD$	٧
Input Current Level		All logic inputs				
High	I <sub>IH</sub>				10	μΑ
Low	I <sub>IL</sub>		-10			μΑ
Input Capacitance	C <sub>IN</sub>			2		рF
LOGIC OUTPUTS						
Output Voltage Level						
GPIOx, MISO						
High	$V_{OH}$	2 mA high level output current	IOVDD – 0.5			٧
Low	VoL	2 mA low level output current			0.5	٧
SDA						
Low	V <sub>OL1</sub>	3 mA low level output current			0.4	٧
Output Current Level		SDA				
Low	loL	$V_{OL1} = 0.4 V$	20			mΑ

#### **TIMING SPECIFICATIONS**

Table 6. I<sup>2</sup>C Timing Specifications for the ADPD4101

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
TIMING REQUIREMENTS		See Figure 2				
I <sup>2</sup> C Port <sup>1</sup>						
SCL						
Frequency					1	Mbps
Minimum Pulse Width						
High	t <sub>1</sub>		260			ns
Low	t <sub>2</sub>		500			ns
Start Condition						
Hold Time	t <sub>3</sub>		260			ns
Setup Time	t <sub>4</sub>		260			ns
SDA						
Hold Time <sup>2</sup>	t <sub>5</sub>		0			
Setup Time	<b>t</b> <sub>6</sub>		50			ns
SCL and SDA						
Rise Time	t <sub>7</sub>				120	ns
Fall Time	t <sub>8</sub>				120	ns
Stop Condition						
Setup Time	<b>t</b> <sub>9</sub>		260			ns

<sup>&</sup>lt;sup>1</sup> Guaranteed by design.

<sup>&</sup>lt;sup>2</sup> Both timing requirement and switching characteristic.

Data Sheet ADPD4100/ADPD4101

Table 7. SPI Timing Specifications for the ADPD4100

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
TIMING REQUIREMENTS						
SPI Port						
SCLK						
Frequency	f <sub>SCLK</sub>				24	MHz
Minimum Pulse Width						
High	t <sub>SCLKPWH</sub>		15			ns
Low	t <sub>SCLKPWL</sub>		15			ns
<del>CS</del>						
Setup Time	t <sub>css</sub>	CS setup to SCLK rising edge	11			ns
Hold Time	t <sub>CSH</sub>	CS hold from SCLK rising edge	5			ns
Pulse Width High	t <sub>CSPWH</sub>	CS pulse width high	15			ns
MOSI						
Setup Time	t <sub>MOSIS</sub>	MOSI setup to SCLK rising edge	5			ns
Hold Time	t <sub>MOSIH</sub>	MOSI hold from SCLK rising edge	5			ns
SWITCHING CHARACTERISTICS						
MISO Output Delay	t <sub>MISOD</sub>	MISO valid output delay from SCLK falling edge				
		Register $0x00B4 = 0x0050$ (default)			21.5	ns
		Register 0x00B4 = 0x005F (maximum slew rate, maximum drive strength for SPI)			14.0	ns

Table 8. Timing Specifications for Provision of External Low Frequency Oscillator

Parameter	Min	Тур	Max	Unit
FREQUENCY				
1 MHz Low Frequency Oscillator	500		2000	kHz
32 kHz Low Frequency Oscillator	10		100	kHz
DUTY CYCLE				
1 MHz Low Frequency Oscillator	10		90	%
32 kHz Low Frequency Oscillator	10		90	%

### **Timing Diagrams**




Figure 2. I<sup>2</sup>C Timing Diagram for the ADPD4101




Figure 3. SPI Timing Diagram for the ADPD4100

### **ABSOLUTE MAXIMUM RATINGS**

Table 9.

Parameter	Rating
AVDD to AGND	-0.3 V to +2.2 V
DVDD1, DVDD2 to DGND	−0.3 V to +2.2 V
IOVDD to DGND	−0.3 V to +3.9 V
GPIOx, MOSI, MISO, SCLK, $\overline{CS}$ , SCL,	-0.3 V to +3.9 V
SDA to DGND	
LEDxx to LGND	−0.3 V to +3.9 V
Junction Temperature	150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

 $\theta_{JA}$  is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.  $\theta_{JC}$  is the junction to case thermal resistance.

Table 10. Thermal Resistance

Package Type <sup>1</sup>	θıA	θις	Unit
CB-35-2	41.89	0.98	°C/W
CB-33-1	42.15	0.98	°C/W

<sup>&</sup>lt;sup>1</sup> The thermal resistance values are defined as per the JESD51-12 standard.

#### **ELECTROSTATIC DISCHARGE (ESD) RATINGS**

The following ESD information is provided for handling of ESD sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001 and charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

Machine model (MM) per ANSI/ESD STM5.2. MM voltage values are for characterization only.

#### ESD Ratings for ADPD4100/ADPD4101

Table 11. ADPD4100/ADPD4101, 35-Ball and 33-Ball WLCSP

ESD Model	Withstand Threshold (V)	Class
HBM	2000	2
CDM	1250	C3
MM	100	Not applicable

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. ADPD4100 Pin Configuration

**Table 12. ADPD4100 Pin Function Descriptions** 

Pin No.	Mnemonic	Type <sup>1</sup>	Description	
A5	LED1A	AO	LED Driver 1A Current Sink. If not in use, leave this pin floating.	
A4	LED2A	AO	LED Driver 2A Current Sink. If not in use, leave this pin floating.	
A3	LED3A	AO	LED Driver 3A Current Sink. If not in use, leave this pin floating.	
A2	LED4A	AO	LED Driver 4A Current Sink. If not in use, leave this pin floating.	
A1	LED4B	AO	D Driver 4B Current Sink. If not in use, leave this pin floating.	
B5	LGND	S	LED Driver Ground.	
B4	LED1B	AO	LED Driver 1B Current Sink. If not in use, leave this pin floating.	
В3	LED2B	AO	LED Driver 2B Current Sink. If not in use, leave this pin floating.	
B2	LED3B	AO	LED Driver 3B Current Sink. If not in use, leave this pin floating.	
B1	GPIO2	DIO	General-Purpose I/O 2. This pin is used for interrupts and various clocking options.	
C5	GPIO0	DIO	General-Purpose I/O 0. This pin is used for interrupts and various clocking options.	
C4	GPIO1	DIO	General-Purpose I/O 1. This pin is used for interrupts and various clocking options.	
C3	GPIO3	DIO	General-Purpose I/O 3. This pin is used for interrupts and various clocking options.	
C2	SCLK	DI	SPI Clock Input.	
C1	MISO	DO	SPI Master Input/Slave Output.	
D5	AVDD	S	1.8 V Analog Supply.	
D4	DVDD2	S	1.8 V Digital Supply.	
D3	IOVDD	S	1.8 V/3.3 V I/O Driver Supply.	
D2	<u>CS</u>	DI	SPI Chip Select Input.	
D1	MOSI	DI	SPI Master Output/Slave Input.	
E5	VREF	REF	Internally Generated ADC Voltage Reference. Buffer this pin with a 1 µF capacitor to AGND.	
E4	AGND	S	Analog Ground.	
E3	IOGND	S	I/O Driver Ground.	
E2	DGND	S	Digital Ground.	
E1	DVDD1	S	1.8 V Digital Supply.	
F5	VC1	AO	Output Voltage Source 1 for Photodiode Common Cathode Bias or Other Sensor Stimulus.	
F4	IN1	Al	Current Input 1. If not in use, leave this pin floating.	
F3	IN3	Al	Current Input 3. If not in use, leave this pin floating.	

Pin No.	Mnemonic	Type <sup>1</sup>	Description
F2	IN5	Al	Current Input 5. If not in use, leave this pin floating.
F1	IN7	Al	Current Input 7. If not in use, leave this pin floating.
G5	VC2	AO	Output Voltage Source 2 for Photodiode Common Cathode Bias or Other Sensor Stimulus.
G4	IN2	Al	Current Input 2. If not in use, leave this pin floating.
G3	IN4	Al	Current Input 4. If not in use, leave this pin floating.
G2	IN6	Al	Current Input 6. If not in use, leave this pin floating.
G1	IN8	Al	Current Input 8. If not in use, leave this pin floating.

<sup>&</sup>lt;sup>1</sup> AO means analog output, S means supply, DIO means digital input/output, DI means digital input, DO means digital output, REF means voltage reference, and AI means analog input.

ADPD4101




Figure 5. ADPD4101 Pin Configuration

Table 13. ADPD4101 Pin Function Descriptions

Pin No.	Mnemonic	Type <sup>1</sup>	Description
A5	LED1A	AO	LED Driver 1A Current Sink. If not in use, leave this pin floating.
A4	LED2A	AO	LED Driver 2A Current Sink. If not in use, leave this pin floating.
A3	LED3A	AO	LED Driver 3A Current Sink. If not in use, leave this pin floating.
A2	LED4A	AO	LED Driver 4A Current Sink. If not in use, leave this pin floating.
A1	LED4B	AO	LED Driver 4B Current Sink. If not in use, leave this pin floating.
B5	LGND	S	LED Driver Ground.
B4	LED1B	AO	LED Driver 1B Current Sink. If not in use, leave this pin floating.
B3	LED2B	AO	LED Driver 2B Current Sink. If not in use, leave this pin floating.
B2	LED3B	AO	LED Driver 3B Current Sink. If not in use, leave this pin floating.
B1	GPIO2	DIO	General-Purpose I/O 2. This pin is used for interrupts and various clocking options.
C5	GPIO0	DIO	General-Purpose I/O 0. This pin is used for interrupts and various clocking options.
C4	GPIO1	DIO	General-Purpose I/O 1. This pin is used for interrupts and various clocking options.
C3	GPIO3	DIO	General-Purpose I/O 3. This pin is used for interrupts and various clocking options.
C2	SDA	DIO	I <sup>2</sup> C Data Input/Output.
C1	SCL	DI	I <sup>2</sup> C Clock Input.
D5	AVDD	S	1.8 V Analog Supply.
D4	DVDD2	S	1.8 V Digital Supply.
D3	IOVDD	S	1.8 V/3.3 V I/O Driver Supply.
E5	VREF	REF	Internally Generated ADC Voltage Reference. Buffer this pin with a 1 µF capacitor to AGND.
E4	AGND	S	Analog Ground.

Pin No.	Mnemonic	Type <sup>1</sup>	Description	
E3	IOGND	S	I/O Driver Ground.	
E2	DGND	S	gital Ground.	
E1	DVDD1	S	1.8 V Digital Supply.	
F5	VC1	AO	Output Voltage Source 1 for Photodiode Common Cathode Bias or Other Sensor Stimulus.	
F4	IN1	Al	Current Input 1. If not in use, leave this pin floating.	
F3	IN3	Al	Current Input 3. If not in use, leave this pin floating.	
F2	IN5	Al	Current Input 5. If not in use, leave this pin floating.	
F1	IN7	Al	Current Input 7. If not in use, leave this pin floating.	
G5	VC2	AO	Output Voltage Source 2 for Photodiode Common Cathode Bias or Other Sensor Stimulus.	
G4	IN2	Al	Current Input 2. If not in use, leave this pin floating.	
G3	IN4	Al	Current Input 4. If not in use, leave this pin floating.	
G2	IN6	Al	Current Input 6. If not in use, leave this pin floating.	
G1	IN8	Al	Current Input 8. If not in use, leave this pin floating.	

<sup>&</sup>lt;sup>1</sup> AO means analog output, S means supply, DIO means digital input/output, DI means digital input, DO means digital output, REF means voltage reference, and AI means analog input.

### TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. LED Driver Current vs. LED1A Driver Compliance at LED\_CURRENT1\_x = 0x7 (10 mA), 0x19 (40 mA), 0x4A (120 mA), and 0x7F (200 mA)




Figure 7. AC PSRR vs. Frequency




Figure 8. Input Referred Noise vs. TIA Gain,  $C_{PD}$  = 70 pF, Integrator Input Resistor = 400 k $\Omega$ 




Figure 9. Input Referred Noise vs. Input Capacitance, Integrator Input Resistor = 400 k $\Omega$ 




Figure 10. SNR vs. Number of LED Pulses in Continuous Connect Mode,  $C_{PD} = 70$  pF, Integrator Input Resistor = 400 kΩ, 90% Full Scale




Figure 11. Total Power Consumption vs SNR in Continuous Connect Mode Including LED Power,  $C_{PD}=70$  pF, Integrator Input Resistor = 400 k $\Omega$ , ODR = 25 Hz, CTR = 150 nA/mA, LED Supply Voltage = 4 V, 90% of Full Scale




Figure 12. Ambient Light Rejection vs. Frequency




Figure 13. 32 kHz Clock Frequency Distribution, Untrimmed




Figure 14. 1 MHz Clock Frequency Distribution, Untrimmed




Figure 15. 32 MHz Clock Frequency Distribution, Untrimmed

# THEORY OF OPERATION INTRODUCTION

The ADPD4100/ADPD4101 operate as a complete multimodal sensor front end, stimulating up to eight LEDs and measuring the return signal on up to eight separate current inputs. Twelve time slots are available, enabling 12 separate measurements per sampling period. The analog inputs can be driven single-ended or in differential pairs. The eight analog inputs are multiplexed into a single channel or two independent channels, enabling simultaneous sampling of two sensors.

The AFE consists of a TIA, band-pass filter (BPF), integrator, and analog-to-digital converter (ADC). The digital block provides multiple operating modes, programmable timing, four general-purpose input/output (GPIO) pins, block averaging, and a selectable second- through fourth-order cascaded integrator comb (CIC) filter. Eight independent LED drivers are provided that can each drive up to 200 mA. Four LED drivers can be enabled in any time slot and can be programmed from 1.5 mA to 200 mA monotonically, with a 7-bit register setting. The LED drivers enabled in any time slot can provide a total combined maximum of 400 mA of LED current.

The core circuitry provides stimulus to the sensors connected to the inputs of the device and measures the response, storing the results in discrete data locations. The eight inputs can drive two simultaneous input channels, either in a single-ended or differential configuration. Data is read directly by a register or through a FIFO method. This highly integrated system includes an analog signal processing block, digital signal processing block, an I<sup>2</sup>C communication interface on the ADPD4101 or an SPI port on the ADPD4100, programmable pulsed LED current sources, and pulsed voltage sources for sensors that require voltage excitation.

When making optical measurements, the ADPD4100/ADPD4101 provide 60 dB of ac ambient light rejection using a synchronous modulation scheme with pulses as short as 1  $\mu$ s combined with a BPF. Ambient light rejection is automatic without the need of external control loops, dc current subtraction, or digital algorithms.

The LED driver is a current sink and is independent from the LED supply voltage and the LED type. The inputs can be connected to any sensor that provides currents up to 200  $\mu A$ . The ADPD4100/ADPD4101 can also interface with voltage output sensors with a series resistor placed between the sensor output and the ADPD4100/ADPD4101 inputs to convert the voltage to a current. The ADPD4100/ADPD4101 produce a high SNR for relatively low LED power while greatly reducing the effect of ambient light on the measured signal.

#### **ANALOG SIGNAL PATH**

The ADPD4100/ADPD4101 analog signal path consists of eight current inputs that can be configured as single-ended or differential pairs into one of two independent channels. The two channels can be sampled simultaneously for applications

that require instantaneous sampling of two sensors. Each channel contains a TIA with programmable gain, a BPF with a high-pass corner at 100 kHz and a low-pass cutoff frequency of 390 kHz, and an integrator capable of integrating  $\pm 7.5$  pC per sample. Each channel is time multiplexed into a 14-bit ADC. In Figure 16,  $R_{\rm F}$  is the TIA feedback resistor, and  $R_{\rm INT}$  is the series resistor to the input of the integrator.





Figure 16. Analog Signal Path Block Diagram

#### **Analog Input Multiplexer**

The ADPD4100/ADPD4101 support eight analog input pins. Each input can be used as a single-ended input or as part of a differential pair. Figure 17 shows a single representation of the input switch matrix, which allows programmable connection to the two AFE channels. Each pair of inputs has an exact duplicate of this multiplexer: IN1 and IN2, IN3 and IN4, IN5 and IN6, and IN7 and IN8. The connections are programmable per time slot.



\*ALL BIAS CONNECTIONS SHOWN ARE ONLY AVAILABLE DURING SLEEP AND PRECONDITIONING PERIODS. THE SWITCHES TO THESE BIAS LEVEL ARE OPEN DURING TIME SLOTS WITH THE RESPECTIVE INPUTS SELECTED.

Figure 17. Analog Input Multiplexer

The PAIR12, PAIR34, PAIR36, and PAIR78 bits select whether the matching input pair is used as two single-ended inputs or as a differential pair. This selection is valid for all active time slots. The INP12\_x, INP34\_x, INP56\_x, and INP78\_x bits specify whether the input pair is enabled during the corresponding time slot and, if enabled, which input is connected to which AFE channel.

The sleep conditions are used for any inputs that are not enabled. Sleep conditions are determined by the INP\_SLEEP\_12, INP\_SLEEP\_34, INP\_SLEEP\_56, and INP\_SLEEP\_78 bits, which specify the state for the input pairs during sleep and when the inputs are not active. Inputs are only considered active during the precondition and pulse regions for time slots where they are enabled.

Preconditioning of the sensor connected to the input is provided to set the operating point at the input just prior to sampling. There are several different options for preconditioning determined by the PRECON\_x bits. The PRECON\_x bits are provided for each time slot to specify the precondition for enabled inputs or input pairs during the corresponding time slot. Preconditioning options include: float the input(s), VC1, VC2, input common-mode voltage (V $_{\rm ICM}$ ), TIA\_VREF, TIA input, and short the input pair. The preconditioning time at the start of each time slot is programmable using the PRE\_WIDTH\_x bits. The default preconditioning period is 8  $\mu s$ .

The block diagram in Figure 17 shows all the bias levels that can be switched into the input connections during sleep and preconditioning. These connections are not available during the sampling phase of a time slot in which the input is selected.

#### Second AFE Channel

The second AFE channel is disabled by default. When disabled, the three amplifiers (TIA, BPF, and integrator) are automatically powered down, and no ADC cycles occur for the second channel. Digital integration and impulse response mode do not use the second channel.

The second AFE channel can be enabled with the CH2\_EN\_x bits on a per time slot basis. When the second channel is enabled, ADC conversions and the datapath bits of the second channel operate. When data is being written to the FIFO, the Channel 2 data is written after the Channel 1 data.

Channel 2 TIA gain, integrator resistor, and buffer gain (when in digital integrate or TIA ADC mode) are set separately from Channel 1.

#### **LED DRIVERS**

The ADPD4100/ADPD4101 have four LED drivers, each of which is brought out to two LED driver outputs providing a total of eight LED output drivers. The device can drive up to four LEDs simultaneously, one from each driver pair. The LED output driver is a current sink. Figure 18 shows an example of a single LED driver output pair.




Figure 18. Block Diagram of LED Driver Output Pair

The LED driver output pins (LED1A, LED1B, LED2A, LED2B, LED3A, LED3B, LED4A, and LED4B) have a maximum allowable pin voltage of 3.6 V. Any voltage exposure over this rating affects the reliability of the device operation and, in certain circumstances, causes the device to cease proper operation. The voltage of the LED driver output pins must not be confused with the supply voltages for the LED themselves.  $V_{\text{LEDx}}$  is the voltage applied to the anode of the external LED whereas the LED output driver pin is connected to the cathode of the external LED. The compliance voltage is the amount of headroom voltage at the LED driver pin, measured with respect to ground, required to maintain the programmed LED current level and is a function of the current required. Figure 6 shows the typical compliance voltages required at various LED current settings for LED driver LED1A, and Figure 19 shows the typical compliance voltages for all the LED drivers at the maximum LED current setting. Due to internal layout of the LED driver circuitry, some drivers output more or less current than others at any given setting. Typically, the LED1A and LED1B drivers are ~3% higher than the LED4A and LED4B drivers, respectively, with the 2× and 3× drivers falling somewhere in between. Also, the LEDxA drivers are ~3% higher than the LEDxB driver of the same number.




Figure 19. LED Driver Current vs. LED Driver Voltage for LED Drivers (LEDxA, LEDxB) for LED CURRENTx = 0x7F

Data Sheet ADPD4100/ADPD4101

Either side of each LED driver output pair, but not both, can be driven in any of the 12 available time slots. Up to four LED driver outputs can be enabled in any time slot using the LED\_DRIVESIDE1\_x, LED\_DRIVESIDE2\_x, LED\_DRIVESIDE3\_x, and LED\_DRIVESIDE4\_x bits. The current is set on a per driver, per time slot basis using the LED\_CURRENT1\_x, LED\_CURRENT2\_x, LED\_CURRENT3\_x, and LED\_CURRENT4\_x bits. Each driver can be programmed from 1.5 mA to 200 mA with a monotonic 7-bit setting, as shown in Figure 20. Each setting from 1 to 127 increases the LED drive current by ~1.5 mA. Setting LED\_CURRENTx\_x = 0 disables that particular driver.

Although each driver can be programmed to 200 mA and up to four LED drivers can be enabled in any time slot, there is a limitation of a total of 400 mA of combined LED driver current that can be provided in any time slot. It is up to the user to program the LED drivers such that this 400 mA limit is not exceeded. If the 400 mA limit is exceeded by the user settings, priority is given, in the following order, to LED1x, LED2x, LED3x, and LED4x. For example, if the user settings have LED1A set to 150 mA, LED2B set to 150 mA, and LED3A set to 150 mA in a single time slot, LED1A and LED2B both provide 150 mA. However, LED3A is limited to 100 mA to maintain the 400 mA total LED drive current limit for the device.




Figure 20. LED Driver Current vs. LED\_CURRENTx\_x Setting

#### **LED Driver Protection from High Inductance**

If the total inductance in the path between the LED and the ADPD4100/ADPD4101 LED driver pin (LEDxA or LEDxB) and in the path between the LED and the LED supply voltage ( $V_{\text{LEDx}}$ ) is significant due to the use of long wires and multiple connectors, connect a reverse biased protection diode to a suitable high supply voltage such as  $V_{\text{LEDx}}$  at the LED driver pin used. That is, connect a reverse biased protection diode between the LED driver pin used and  $V_{\text{LEDx}}$ .

#### **LED Driver Protection from LED Driver Pin Overvoltage**

In typical designs, no external components are needed on the LED driver. However, in some cases where the LED driver pin voltage has the possibility to be pulled above 3.6 V, an external NPN bipolar junction transistor (BJT) type transistor can be connected to the LED driver pin, as shown in Figure 21. This additional transistor serves as a protection of the LED driver pin from exceeding the maximum allowable LEDxx pin voltage of 3.6 V.

Protecting the LED driver pins from overvoltage is required when (V<sub>LEDx</sub> – LED turn on voltage) > 3.6 V, or when the voltage source has a shunt resistance of less than 10 M $\Omega$  and the supply voltage is above 3.6 V. For example, V<sub>LEDx</sub> of 6 V can be used without pulling the LED driver pins up past 3.6 V for low leakage LEDs such as some green and blue LEDs. Typically, when V<sub>LEDx</sub> < 6 V, the protection transistor is not necessary.




Figure 21. LED Driver Overvoltage Protection Circuit

The NPN BJT selection must follow these guidelines:

- The current capacity must match the maximum LED driver current on the LED. The maximum LED driver current is 200 mA for one LED driver and 400 mA for multiple LED drivers connected to the same LED.
- The voltage rating of the transistor must exceed the supply being used on the load.
- The base emitter voltage must be ≤0.9 V at the maximum LED driver current on the LED.
- Lower collector emitter voltages at the maximum LED driver current on the LED provide more operating room for the load being driven.

#### **DETERMINING CYLED**

To determine the bypass capacitor ( $C_{VLED}$ ) value, determine the maximum forward-biased voltage,  $V_{FB\_LED\_MAX}$ , of the LED in operation. The maximum LED current,  $I_{LED\_MAX}$ , converts to  $V_{FB\_LED\_MAX}$  as shown in Figure 22. In this example, 125 mA of current through two green LEDs in parallel yields  $V_{FB\_LED\_MAX} = 3.5$  V. Any series resistance in the LED path must also be included in this voltage. When designing the LED path, keep in mind that small resistances can add up to large voltage drops due to the LED peak current being large. In addition, these resistances can be unnecessary constraints on the  $V_{LEDx}$  supply.




Figure 22. Example of the Average LED Forward-Biased Voltage Drop as a Function of the LED Driver Current Setting

To correctly size the  $C_{\text{VLED}}$  capacitor, do not deplete it during the pulse of the LED to the point where the voltage on the capacitor is less than the forward bias on the LED. Calculate the minimum value for  $C_{\text{VLED}}$  as follows:

$$C_{VLED} = (t_{LED\_PW} \times I_{LED\_MAX})/(V_{LED\_MIN} - (V_{FB\_LED\_MAX} + V_{COMP})) \quad (1)$$

#### where:

 $t_{LED\_PW}$  is the LED pulse width.

 $I_{LED\_MAX}$  is the maximum forward-biased current on the LED used in operating the devices.

 $V_{LED\_MIN}$  is the lowest voltage from the  $V_{LED_x}$  supply with no load.  $V_{FB\_LED\_MAX}$  is the maximum forward-biased voltage required on the LED to achieve  $I_{LED\_MAX}$ .

 $V_{COMP}$  is the compliance voltage of the LED driver at the programmed LED drive level.

The numerator of Equation 1 sets up the total discharge amount in coulombs from the bypass capacitor to satisfy a single programmed LED pulse of the maximum current. The denominator represents the difference between the lowest voltage from the  $V_{\rm LEDx}$  supply and the LED required voltage. The LED required

voltage is the voltage of the anode of the LED such that the compliance of the LED driver and the forward-biased voltage of the LED operating at the maximum current is satisfied. At a 125 mA drive current, the compliance voltage of the driver is ~0.4 V. For a typical ADPD4100/ADPD4101 example, assume that the lowest value for the  $V_{\rm LEDx}$  supply is 4.5 V and that the peak current is 125 mA for two 528 nm LEDs in parallel. The minimum value for  $C_{\rm VLED}$  is then equal to 1  $\mu F$ .

$$C_{VLED} = (3 \times 10^{-6} \times 0.125)/(4.5 - (3.5 + 0.4)) = 0.625 \text{ nF}$$
 (2)

As shown in Equation 2, as the minimum supply voltage drops close to the maximum anode voltage, the demands on  $C_{VLED}$  become more stringent, forcing the capacitor value higher. It is important to insert the correct values into Equation 2. For example, using an average value for  $V_{LED\_MIN}$  instead of the worst case value for  $V_{LED\_MIN}$  can cause a serious design deficiency, resulting in a  $C_{VLED}$  value that is too small, causing insufficient optical power in the application.

Additionally, multiple pulses can cause further droop on the  $V_{\text{LEDx}}$  supply if the  $C_{\text{VLED}}$  capacitor is not fully recharged between pulses. Therefore, adding a sufficient margin on  $C_{\text{VLED}}$  is strongly recommended. Add additional margin to  $C_{\text{VLED}}$  to account for multiple pulses and derating of the capacitor value over voltage, bias, temperature, and other factors over the life of the component.

## DATAPATH, DECIMATION, SUBSAMPLING, AND FIFO

ADC samples are gathered for each pulse in each time slot and combine to create a running positive and negative sum for each time slot. These sums are each kept as a 32-bit unsigned value register and saturate if the values overflow 32 bits. Each ADC sample is added to either the positive or negative sum based on the SUBTRACT\_x bits for the current pulse in standard sampling mode, or in the lit or dark acquisition regions for digital integration mode. Figure 23 shows the datapath structure.




Figure 23. Datapath Block Diagram

At the end of the pulse operations in each time slot, the lit and dark values are clipped to positive numbers and are sent to the decimation unit. At the end of time slot operations, if the decimated value is ready, the signal value is calculated by subtracting the dark value from the lit value. Then, the data registers that are ready are updated, and the selected values are written to the FIFO. The data interrupt for that time slot is also set at this time for each updated time slot.

#### **Decimation**

The DECIMATE\_FACTOR\_x bits determine the number of time slot values used to create a 32-bit final sample value at a rate of

Sample Rate = (1/TIMESLOT\_PERIOD\_x)/(DECIMATE\_FACTOR\_x + 1)

If DECIMATE\_FACTOR\_x is 0, the output sample rate equals the time slot rate. The final value is the sum of the decimated samples. There is no divide by  $(DECIMATE\_FACTOR\_x + 1)$ operation performed on the decimated data, but final data values can be bit shifted to the right before being written to the FIFO, creating a direct average when the number of samples is a power of 2. DECIMATE\_TYPE\_x selects the method of decimation used. A setting of 0 selects a simple block sum with other settings allowing higher order CIC filters up to fourth order. If using higher order CIC filters for the signal data, the dark data still uses the simple block sum at the same decimation rate. Each time slot maintains its own block sum or CIC filter state. The entire decimation path uses a 32-bit datapath. When using the CIC filter, the number of bits required for the result is dependent on the number of pulses, the decimation rate and the order of the CIC filter according to the following equation:

 $N_{BITS} = 14 + \log_2(Number \ of \ Pulses) + (\log_2(Decimation \ Rate))(CIC \ Order)$ 

It is up to the user to ensure that there is no undesired overflow. Final data results can be read from data registers or a 512-byte data FIFO. Data written to the FIFO is configurable to allow the different data registers, formats, and data sizes as required. Each time slot can use its own decimation rate. Data from each time slot is written to the FIFO at its respective ODR.

#### Subsampling

The ADPD4100/ADPD4101 support a subsampling mode that allows selected time slots to run at slower sampling rates than the programmed sampling rate. For example, in a multiparameter application where most of the measurements need to be taken at a sampling rate of 300 Hz but one of the measurements only needs to be taken at 25 Hz, the subsampling mode can be used on the time slot that only needs to operate at 25 Hz. To enable subsampling mode for a specific time slot, set the SUBSAMPLE\_x bit to 1 and set the DECIMATE\_FACTOR\_x bits to the desired subsampling rate. The subsampled time slot then samples only once every (DECIMATE\_FACTOR\_x + 1) cycles, instead of operating every time slot sequence. If other time slots are decimating at the same rate, the subsampled cycles occur at the same

time the decimated data is presented to the FIFO. For example, if Time Slot A is operating at 300 Hz but decimating to 25 Hz, and Time Slot B is set to subsample by 12, both time slots write the FIFO during the same time slot sequence and at the same rate.

More complicated patterns can be made if the decimate and subsample rates for the enabled time slots are different. The user must manage the varying packet sizes by reading the data in multiples of the repeating packet size. For example, if Time Slot A is not decimating or subsampling, Time Slot B is subsampling every second cycle, and Time Slot C is subsampling every fourth cycle, the data pattern written to the FIFO is A, AB, A, ABC, and so on, as the repeating packet.

Decimation and subsampling have the same effect on the output data rate. The only difference is that the decimated time slots operate every input cycle but produce data at the slower rate using the on-chip decimating filter. The subsampling time slots only occur at the slower rate.

Status bytes are written to the FIFO every wake-up period, regardless of which time slots execute. Using the same example as the different decimate and subsample rates scenario, but with a status byte enabled, the pattern is AS, ABS, AS, ABCS, and so on, where S is a status byte.

#### **FIFO**

Data is written to the FIFO at the end of each sampling period. This packet can include 0, 8-, 16-, 24-, or 32-bit data for each of the dark data, lit data, and signal data values. The bit alignment of the data written to the FIFO is selectable with a shift of 0 bits to 31 bits, with saturation provided. Lower bits are ignored. The DARK\_SHIFT\_x, LIT\_SHIFT\_x, and SIGNAL\_SHIFT\_x bits select the number of bits to shift the output data to the right before writing to the FIFO. The DARK\_SIZE\_x, LIT\_SIZE\_x, and SIGNAL\_SIZE\_x bits select the number of bytes of each field to be written from 0 bytes to 4 bytes. When set to 0, no data is written for that data type. If there are any nonzero bits at more significant bit positions than those selected, the data written to the FIFO is saturated. If both channels are enabled, all selected Channel 1 data values are written to the FIFO first, followed by the Channel 2 data.

For example, in modes that utilize dark data, the eight upper bits of the dark data can be stored with 24 appropriately selected bits from the signal data for each time slot to allow detection of whether the ambient light is becoming large, while limiting the size of the amount of data transferred.

Data is written to the FIFO at the end of the sampling period only if there is enough FIFO space left to write data for each active time slot. For example, if one active time slot is running at an ODR of 100 Hz and a second time slot is decimating by 4 or subsampling at 1/4<sup>th</sup> the rate of the first time slot for an ODR of 25 Hz, data is only written to the FIFO at the end of the sampling period if there is enough room for both active time slots to write data, regardless of whether the time slot that is decimating or subsampling is supposed to write data during

Data Sheet ADPD4100/ADPD4101

that sampling period. It is up to the user to manage the data appropriately at the microprocessor end when using time slots with different decimation and/or subsampling rates.

The FIFO is never written with partial packets of data. If there is not enough room for all of the data that is to be written to the FIFO for all enabled time slots and any selected status bytes, no data is written from any of the time slots during that period and the INT\_FIFO\_OFLOW status bit is set.

The order of samples written to the FIFO (if selected) is dark data followed by signal data. The byte order for multibyte words is shown in Table 14.

Table 14. Byte Order for FIFO Writes

Size	Byte Order (After Shift)	
8	[7:0]	
16	[15:8], [7:0]	
24	[15:8], [7:0], [23:16]	
32	[15:8], [7:0], [31:24], [23:16]	

The FIFO size is 512 bytes. When the FIFO is empty, a read operation returns 0xFF, and the INT\_FIFO\_UFLOW status bit is set.

In addition to the FIFO, the signal and dark 32-bit registers can be directly read. These registers are effectively two-stage registers where there is an internal data register that updates with every sample, and a latched output data register that is accessed by the host. The data interrupts can be used to align the access of these registers to just after the registers are written. If using the interrupt timing is troublesome, use the HOLD\_REGS\_x bits to prevent an update of the output registers during an access not aligned to the interrupt. Setting the HOLD\_REGS\_x bits blocks the update of the latched output data register and ensures that the dark and signal values read by the host are from the same sample point. If additional samples occur while the HOLD\_REGS\_x bit is set, the samples are written to the internal data register but not latched into the output data register that is accessed by the host. Setting the HOLD\_REGS\_x bit to 0 reenables the pass through of new data.

After all time slots have completed, the optional status bytes are written to the FIFO. See the Optional Status Bytes section for more information.

#### **CLOCKING**

#### **Low Frequency Oscillator**

A low frequency oscillator clocks the low speed state machine, which sets the time base used to control the sample timing, wake-up states, and overall operation. There are three options for low frequency oscillator generation. The first option is an internal, selectable 32 kHz or 1 MHz oscillator. The second option is for the host to provide a low frequency oscillator externally. Finally, the low frequency oscillator can be generated by a divide by 32 or divide by 1000 of an external high frequency clock source at 32 MHz. When powering up the device, it is expected that the low frequency oscillator be enabled and left running continuously.

To operate with the on-chip low frequency oscillator, use the following writes. Set the LFOSC\_SEL bit to 0 to select the 32 kHz clock or 1 if the 1 MHz clock is desired. Then, set either the OSC\_1M\_EN or OSC\_32K\_EN bit to 1 to turn on the desired internal oscillator. The internal 32 kHz clock frequency is set using the 6-bit OSC\_32K\_ADJUST bits. The internal 1 MHz clock frequency is set using the 10-bit OSC\_1M\_FREQ\_ADJ bits.

If higher timing precision is required than can be provided by the on-chip low frequency oscillator, the low frequency oscillator can be driven directly from an external source provided on a GPIOx input. To enable an external low frequency clock, use the following writes. Enable one of the GPIOx inputs using the GPIO\_PIN\_CFGx bits. Next, use the ALT\_CLK\_GPIO bits to choose the enabled GPIOx input to be used for the external low frequency oscillator. Set the ALT\_CLOCKS bits to 0x1 to select an external low frequency oscillator. Finally, use the LFOSC\_SEL bit to match whether a 32 kHz or 1 MHz clock is being provided.

In a third method, an external 32 MHz clock is used for both the high frequency clock and to be divided down to generate the low frequency clock. To use this method, follow the previous instructions for an external low frequency clock but set the ALT\_CLOCKS bits to 0x3, and use the LFOSC\_SEL bit to determine if a divide by 32 or 1000 is used to generate the low frequency clock so that either a 32 kHz or 1 MHz clock is generated from the external 32 MHz clock.

#### **High Frequency Oscillator**

A 32 MHz high frequency oscillator is generated internally or can be provided externally. This high frequency clock clocks the high speed state machine, which controls the AFE operations during the time slots, such as LED timing and integration times.

The high frequency oscillator can be internally generated by setting the ALT\_CLOCKS bits to 0x0 or 0x1. When selected, the internal 32 MHz oscillator is enabled automatically by the low speed state machine during the appropriate wake-up time or during the 32 MHz oscillator calibration routine.

The high frequency oscillator can also be driven from an external source. To provide an external 32 MHz high frequency oscillator, enable one of the GPIO inputs using the GPIO\_PIN\_CFGx bits. Then, use the ALT\_CLK\_GPIO bits to choose the enabled GPIOx input for the external high frequency oscillator. Finally, write 0x2 or 0x3 to the ALT\_CLOCKS bits to select an external high frequency oscillator. Writing 0x2 provides only the high frequency oscillator from the external source, whereas writing 0x3 generates both the low frequency oscillator and high frequency oscillator from the external 32 MHz source. When using an external 32 MHz oscillator, it must be kept running continuously for proper device operation.

#### TIME STAMP OPERATION

The time stamp feature is useful for calibration of the low frequency oscillator as well as providing the host with timing information during time slot operation. Timestamping is supported by the use of any GPIO as a time stamp request input, the CAPTURE\_TIMESTAMP bit to enable capture of the time stamp trigger, a time counter running in the low frequency oscillator domain, and two output registers. The output bits include TIMESTAMP\_COUNT\_x, which holds the number of low frequency oscillator cycles between time stamp triggers, and TIMESTAMP\_SLOT\_DELTA, which holds the number of low frequency oscillator cycles remaining to the next time slot start.

The setup for using the time stamp operation is as follows:

- 1. Set CLK\_CAL\_ENA = 1 to enable the oscillator calibration circuitry.
- Configure a GPIO to support the time stamp input using the appropriate GPIO\_PIN\_CFGx bits. Select the matching GPIOx to provide the time stamp using the TIMESTAMP\_ GPIO bits.
- Configure the ADPD4100/ADPD4101 for operation and enable the low frequency oscillator.
- 4. If the TIMESTAMP\_SLOT\_DELTA function is desired, start the time slot operation by placing the device in go mode using the OP\_MODE bit (see Table 15). For low frequency oscillator calibration, it is only required that the low frequency oscillator be enabled. The device does not have to be in go mode for low frequency oscillator calibration.

Use the following procedure to capture the time stamp:

- Set the CAPTURE\_TIMESTAMP bit to 1 to enable the capture of the time stamp on the next rising edge of the selected GPIOx input.
- 2. The host provides the initial time stamp trigger on the selected GPIOx at an appropriate time.
- The CAPTURE\_TIMESTAMP bit is cleared when the time stamp signal is captured unless the TIMESTAMP\_ ALWAYS\_EN bit is set, in which case, the capture of the time stamp is always enabled. Reenable the capture if necessary.
- 4. The host provides a subsequent time stamp trigger on the selected GPIO at an appropriate time.
- 5. The number of low frequency oscillator cycles that occurred between time stamp triggers can be read from the TIMESTAMP COUNT x bits.

The host must continue to handle the FIFO and/or data register data normally during time stamp processing.

If using a dedicated pin for a time stamp that does not have transitions other than the time stamp, set the TIMESTAMP\_ALWAYS\_EN bit to avoid automatic clearing of the CAPTURE\_TIMESTAMP bit. This setting removes the need to enable the time stamp capture each time.

The time stamp can calibrate the low frequency oscillator as described in the Low Frequency Oscillator Calibration section. The host can also use TIMESTAMP\_SLOT\_DELTA to determine when the next time slot occurs. TIMESTAMP\_SLOT\_DELTA can determine the arrival time of the samples currently in the FIFO. TIMESTAMP\_SLOT\_DELTA does not account for the decimation factor.

The time stamp trigger is edge sensitive and can be set to either trigger on the rising edge (default) or falling edge using TIMESTAMP\_INV.

#### LOW FREQUENCY OSCILLATOR CALIBRATION

The time stamp circuitry can calibrate either the 32 kHz or 1 MHz low frequency oscillator circuit by adjusting the frequency to match the timing of the time stamp triggers. Simply compare the TIMESTAMP\_COUNT\_x value in low frequency oscillator cycles to the actual time stamp trigger period and adjust the OSC\_32K\_ADJUST or OSC\_1M\_FREQ\_ADJ value accordingly.

#### HIGH FREQUENCY OSCILLATOR CALIBRATION

The high frequency oscillator is calibrated by comparing multiples of its cycles with multiple cycles of the low frequency oscillator, which is calibrated to the system time. Calibration of the low frequency oscillator precedes calibration of the high frequency oscillator. The method for calibrating the high frequency oscillator is as follows:

- 1. Set CLK\_CAL\_ENA = 1 to enable the oscillator calibration circuitry.
- 2. Write 1 to the OSC 32M CAL START bit.
- The ADPD4100/ADPD4101 automatically power up the high frequency oscillator.
- 4. The device automatically waits for the high frequency oscillator to be stable.
- 5. An internal counter automatically counts the number of 32 MHz high frequency oscillations that occur during 128 cycles of the 1 MHz low frequency oscillator or 4 cycles of the 32 kHz low frequency oscillator, depending on which low frequency oscillator is enabled based on the setting of the LFOSC\_SEL bit.
- The OSC\_32M\_CAL\_COUNT bits are updated with the final count.
- 7. The 32 MHz oscillator automatically powers down following calibration unless time slots are active.
- The device resets the OSC\_32M\_CAL\_START bit indicating the count has been updated.

The OSC\_32M\_FREQ\_ADJ bits adjust the frequency of the 32 MHz oscillator to the desired frequency. When using an external low frequency oscillator, the 32 MHz oscillator calibration is performed with respect to the externally provided low frequency oscillator.

Note that when the calibrations of the low frequency and high frequency oscillators are complete, set CLK\_CAL\_ENA = 0 to disable the clocking of the oscillator calibration circuitry to

reduce the power consumption. CLK\_CAL\_ENA defaults to 0 so that the calibration circuitry is disabled by default.

#### TIME SLOT OPERATION

Operation of the ADPD4100/ADPD4101 is controlled by an internal configurable controller that generates all the timing needed to generate sampling regions and sleep periods. Measurements of multiple sensors and control of synchronous stimulus sources are handled by multiple time slots. The device provides up to 12 time slots for multisensor applications. The enabled time slots are repeated at the sampling rate, which is configured by the 23-bit TIMESLOT\_PERIOD\_x bits in the TS\_FREQ register. The following formula determines the sampling rate:

Sampling Rate = Low Frequency Oscillator Frequency (Hz)  $\div$  TIMESLOT\_PERIOD\_x

Each time slot allows the creation of one or more LED and/or modulation pulses, and the acquisition of the photodiode or other sensor current based on that stimulus. The operating parameters for each time slot are highly configurable.

Figure 24 shows the basic time slot operation sequence. Each time slot is repeated at the sampling rate, followed by an ultra low power sleep period. By default, subsequent time slots are initiated immediately following the end of the previous time slot. In addition, there is an option to add an offset to the start of the subsequent time slots using the TIMESLOT\_OFFSET\_x bits. Figure 25 shows the TIMESLOT\_OFFSET\_B bits being used to offset the start of Time Slot B. In this case, each time slot still operates at the sampling rate, but there is a sleep period between Time Slot A and Time Slot B. The wake period shown in Figure 24 and Figure 25 is used to power up and stabilize the analog circuitry before data acquisition begins. If the TIMESLOT\_OFFSET\_B bits are set to 0, the time slot starts as soon as the previous time slot finishes.

The time slot offset is always applied to the Time Slot A start time. For example, TIMESLOT\_OFFSET\_D is an offset added to the beginning of Time Slot A, not Time Slot C, which immediately precedes Time Slot D.

The amount of offset applied is dependent on the low frequency oscillator used. If using the 1 MHz low frequency oscillator,

Offset =  $64 \times (Number \ of \ 1 \ MHz \ Low \ Frequency \ Oscillator \ Cycles) \times TIMESLOT\_OFFSET\_x$ 

If using the 32 kHz low frequency oscillator,

Offset =  $2 \times (Number\ of\ 32\ kHz\ Low\ Frequency\ Oscillator\ Cycles) \times TIMESLOT\_OFFSET\_x$ 

For example, if TIMESLOT\_OFFSET\_C is set to 0x040 and the 1 MHz low frequency oscillator is used, the offset from the start of Time Slot A to the start of Time Slot C is

Offset = 
$$(64 \times 1 \, \mu s \times 64) = 4.096 \, ms$$

The sampling rate is controlled by the low frequency oscillator. The low frequency oscillator is driven by one of three sources as described in the Clocking section.

If the sampling period is set too short to allow the enabled time slots to complete, a full cycle of enabled time slot samples are skipped, effectively reducing the overall sample rate. For example, if the sampling rate is set to  $100~{\rm Hz}$  ( $10~{\rm ms}$  period) and the total amount of time required to complete all enabled time slots is  $11~{\rm ms}$ , the next cycle of time slots does not begin until t =  $20~{\rm ms}$ , effectively reducing the sampling rate to  $50~{\rm Hz}$ .

If TIMESLOT\_OFFSET\_x is set too short to allow the previous time slot to finish, the time slot occurs immediately after the previous time slot. Time slots always occur in A through L order.

#### **Using External Synchronization for Sampling**

An external signal driven to a configured GPIO pin can be used to wake the device from sleep instead of the TIMESLOT\_PERIOD\_x counter, which allows external control of the sample rate and time. This mode of operation is enabled using the EXT\_SYNC\_EN bit and uses the GPIOx pin selected by the EXT\_SYNC\_GPIO bits. If using this feature, be sure to enable the selected GPIOx pin as an input using the appropriate GPIO\_PIN\_CFGx bits.

When operating with external synchronization and set in go mode, the device enters sleep first and waits for the next external synchronization signal before waking up. This external synchronization signal is then synchronized to the low frequency oscillator and then starts the wake-up sequence. If an additional external synchronization is provided prior to completing time slot operations, it is ignored.




Figure 24. Basic Time Slot Operation Sequence




Figure 25. Time Slot Operation with Offset Using TIMESLOT\_OFFSET\_B

#### **EXECUTION MODES**

A state machine in the low frequency oscillator clock domain controls sleep times, wake-up cycles, and the start of time slot operations. The low frequency oscillator serves as the time base for all time slot operations, controls the sample rates, and clocks the low frequency state machine. This state machine controls all operations and is controlled by the OP MODE bit.

Table 15. OP\_MODE Bit Setting Descriptions

		<u> </u>
OP_MODE Setting	Mode	Description
0	Standby	All operations stopped. Time slot actions reset. Low power standby state.
1	Go	Transitioning to this state from standby mode starts time slot operation.

At power-up and following any subsequent reset operations, the ADPD4100/ADPD4101 are in standby mode. The user can write 0 to the OP\_MODE bit to immediately stop operations and return to standby mode.

Register writes that affect operating modes cannot occur during go mode. The user must enter standby mode before changing the control registers. Standby mode resets the digital portion of the ADC, all of the pulse generators, and the state machine.

When OP\_MODE is set to 1, the device immediately starts the first wake-up sequence and time slot operations unless using an external synchronization trigger. If using an external synchronization trigger, the device enters the sleep state before the first wake-up and time slot regions begin.

#### **HOST INTERFACE**

The ADPD4100/ADPD4101 provide two methods of communication with the host, a SPI port and I<sup>2</sup>C interface. The device also provides numerous FIFO, data register, error, and threshold status bits, each of which can be provided by an interrupt function from a GPIO, read from status registers, or appended as optional status bytes at the end of a FIFO packet.

#### **Interrupt Status Bits**

#### **Data Register Interrupts**

The data interrupt status bits, INT\_DATA\_x for each time slot, are set every time the data registers for that time slot are updated. The state of the HOLD\_REGS\_x bit has no effect on the interrupt logic.

#### FIFO Threshold Interrupt

The FIFO threshold interrupt status bit, INT\_FIFO\_TH, is set when the number of bytes in the FIFO exceeds the value stored in the FIFO\_TH register. The INT\_FIFO\_TH bit is cleared automatically when a FIFO read reduces the number of bytes below the value in the FIFO\_TH register, which allows the user to set an appropriate data size for their host needs.

#### **Level Interrupts**

Two level interrupt status bits, INT\_LEV0\_x and INT\_LEV1\_x, provide an interrupt when the dark data or signal data values cross above or below a programmed threshold level.

Two comparison circuits are available per time slot. The INT\_LEV0\_x or INT\_LEV1\_x status bits are set when the data register update meets the criteria set by the associated THRESH0\_TYPE\_x, THRESH0\_DIR\_x, THRESH0\_CHAN\_x settings, or by the associated THRESH1\_TYPE\_x, THRESH1\_DIR\_x, and THRESH1\_CHAN\_x settings.

The Level 0 interrupt operates as follows. The user sets an 8-bit threshold value in the THRESH0\_VALUE\_x bits for the corresponding time slot. This value is then shifted to the left by anywhere from 0 bits to 24 bits, specified by the setting of the THRESH0\_SHIFT\_x bits. A comparison is then made between the shifted threshold value and the register chosen by the THRESH0\_TYPE\_x bits and the THRESH0\_CHAN\_x bit. The INT\_LEV0\_x status bit is set if the selected data register meets the criteria set in the THRESH0\_DIR\_x bits. The Level 1 interrupt operates in the same fashion.

#### **TIA Ceiling Detection Interrupts**

When the TIA ceiling detection is enabled, the TIA ceiling detection information is latched onto the INT\_TCLN1\_x bits in Register 0x0004 for Channel 1 and the INT\_TCLN2\_x bits in Register 0x0005 for Channel 2 separately for each time slot. Therefore, the TIA ceiling detection information can be read for all enabled channels in all enabled time slots separately. The latched status bits remain set until they are cleared when the TIA is driven into the region above the threshold, and the associated status bits turn to 1. Note that these status bits remain set until they are cleared.

These status bits can be driven to Interrupt X or Interrupt Y by setting the relevant registers in Table 31, or they can be monitored by optional status bytes.

#### **Clearing Interrupt Status Bits**

All status bits are set regardless of whether the status bit is routed to one of the interrupt outputs, Interrupt X or Interrupt Y. The status bits are independent of the interrupt enable bits. The status bits are always set by the corresponding event. The interrupt bits stay set until they are either manually or automatically cleared.

The user can manually clear a given interrupt by writing a 1 to the matching interrupt status bit. In addition, the data interrupt status bits can be configured to clear automatically. When the INT\_ACLEAR\_DATA\_x or INT\_ACLEAR\_FIFO bit is set, the appropriate interrupt status bit is automatically cleared when any matching data register or FIFO register is read. Automatic clearing of the interrupt status bits removes the need to manually clear these interrupts.

#### **Optional Status Bytes**

There is an option to append each data packet with status bits. This option is useful for hosts that cannot spare an interrupt channel to service. The status bytes can each be individually selected in the FIFO\_STATUS\_BYTES register. Each bit in the FIFO\_STATUS\_BYTES register enables a status byte that is appended to the data packet in the FIFO. If any bit in the FIFO\_STATUS\_BYTES register is set to 1, the byte that is appended to the data packet contains the status bits, as shown in Table 16. Table 16 shows the order, enable bit, and contents of each status byte.

The 4-bit sequence number cycles from 0 to 15 and is incremented with a wraparound every time the time slot sequence completes. This sequence number can also be made available bitwise on the GPIOx pins.

#### Interrupt Outputs, Interrupt X and Interrupt Y

The ADPD4100/ADPD4101 support two separate interrupt outputs, Interrupt X and Interrupt Y. Each interrupt has the option to be driven to any of the four GPIOx pins. The two different interrupt outputs can be generated for a host processor if desired. For example, the FIFO threshold interrupt, INT\_FIFO\_TH, can be routed to Interrupt X and used to drive the direct memory access (DMA) channel of the host, while the INT\_FIFO\_OFLOW and INT\_FIFO\_UFLOW interrupts can be routed to Interrupt Y and used to drive an additional host interrupt pin. Another example case includes routing the data interrupt from a single time slot to Interrupt X and the FIFO threshold interrupt to Interrupt Y. The host receives one interrupt when the interrupt of that particular channel occurs and the host can then read that register directly. Interrupt Y, in this case, is handled by the

host with DMA or with an interrupt. Each of the different interrupt status bits can be routed to Interrupt X or Interrupt Y, or both.

For each interrupt, there is an associated Interrupt X and Interrupt Y enable bit. See Table 31 for a full list of available interrupts that can be brought out on Interrupt X and Interrupt Y. The logic for the Interrupt X and Interrupt Y function is a logic AND of the status bit with its matching enable bit. All enabled status bits are then logically OR'ed to create the interrupt function. The enable bits do not affect the status bits.

#### General-Purpose I/Os

The ADPD4100/ADPD4101 provide four general-purpose I/O pins: GPIO0, GPIO1, GPIO2, and GPIO3. These GPIOs can be used as previously described in the Interrupt Outputs, Interrupt X and Interrupt Y section for interrupt outputs or for providing external clock signals to the device. The GPIOs can also be used for many different control signals, as synchronization controls to external devices, as well as test signals that are useful during system debugging. All of the available signals that can be brought out on a GPIOx pin are listed in Table 35.

#### **IOVDD Supply Voltage Consideration**

The ADPD4100/ADPD4101 can operate with IOVDD as low as 1.7 V and as high as 3.6 V. LOW\_IOVDD\_EN in Register 0x00B4 is set to 0x1 for IOVDD lower than 3 V. 0x1 is the default value for this bit because the typical IOVDD value is 1.8 V.

If 3 V or higher is supplied for IOVDD, the LOW\_IOVDD\_EN bit must be set to 0x0 for proper operation.

		Contents <sup>1</sup>							
<b>Byte Order</b>	<b>Enable Bit</b>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	ENA_STAT_SUM	0	0	Any LEV1_x	Any LEV0_x		4-bit se	quence	
1	ENA_STAT_D1	DATA_H	DATA_G	DATA_F	DATA_E	DATA_D	DATA_C	DATA_B	DATA_A
2	ENA_STAT_D2	0	0	0	0	DATA_L	DATA_K	DATA_J	DATA_I
3	ENA_STAT_L0	LEV0_H	LEV0_G	LEV0_F	LEV0_E	LEV0_D	LEV0_C	LEV0_B	LEV0_A
4	ENA_STAT_L1	LEV1_H	LEV1_G	LEV1_F	LEV1_E	LEV1_D	LEV1_C	LEV1_B	LEV1_A
5	ENA_STAT_LX	LEV1_L	LEV1_K	LEV1_J	LEV1_I	LEV0_L	LEV0_K	LEV0_J	LEV0_I
6	ENA_STAT_TC1 <sup>2</sup>	TCLN1_H	TCLN1_G	TCLN1_F	TCLN1_E	TCLN1_D	TCLN1_C	TCLN1_B	TCLN1_A
7	ENA_STAT_TC2 <sup>2</sup>	TCLN2_H	TCLN2_G	TCLN2_F	TCLN2_E	TCLN2_D	TCLN2_C	TCLN2_B	TCLN2_A
8	ENA_STAT_TCX <sup>2</sup>	TCLN2_L	TCLN2_K	TCLN2_J	TCLN2_I	TCLN1_L	TCLN1_K	TCLN1_J	TCLN1_I

<sup>&</sup>lt;sup>1</sup> DATA\_x refers to the data register interrupts for the corresponding time slot. LEV0\_x and LEV1\_x refer to Level 0 and Level 1 time slot interrupts, respectively, for Time Slot A through Time Slot L.

<sup>&</sup>lt;sup>2</sup> These status bytes are associated with TIA ceiling detection. See the Protecting Against TIA Saturation with TIA Ceiling Detection section for more information.

#### SPI and I<sup>2</sup>C Interface

The ADPD4100 contains a SPI port, and the ADPD4101 contains an  $I^2C$  interface. The SPI and  $I^2C$  interfaces operate synchronously with their respective input clocks and require no internal clocks to operate.

The ADPD4100/ADPD4101 have an internal power-on reset circuit that sets the device into a known idle state during the initial power-up. After the power-on reset is released, approximately 2  $\mu$ s to 6  $\mu$ s after the DVDDx supply is active, the device can be read and written through the SPI or  $I^2C$  interface.

The registers are accessed using addresses within a 15-bit address space. Each address references a 15-bit register with one address reserved for the FIFO read accesses. For both the I<sup>2</sup>C and SPI interfaces, reads and writes auto-increment to the next register if additional words are accessed as part of the same access sequence. This automatic address increment occurs for all addresses except the FIFO address, one less than the FIFO address and the last used address, which is 0x277. Reads from the FIFO address continue to access the next byte from the FIFO.

#### **SPI Operations**

The SPI single register write operation is shown in Figure 26. The first two bytes contain the 15-bit register address and specifies that a write is requested. The remaining two bytes are the 16 data bits to write to the register. The register write occurs only when all 16 bits are shifted in prior to deassertion of the  $\overline{\text{CS}}$  signal.

In addition, multiple registers can be written if additional 16-bit data is shifted in before deassertion of the  $\overline{\text{CS}}$  signal. The register address automatically increments to the next register after each 16 bits of data.

The SPI single register read operation is shown in Figure 27. The first two bytes contain the 15-bit register address and specifies that a read is requested. Register bits are shifted out

starting with the MSB. In addition, multiple registers can be read if additional 16-bit data is shifted out prior to deassertion of the  $\overline{\text{CS}}$  signal.


It is recommended that reading from the FIFO is performed byte wise. There is no requirement to read multiples of 16 bits.

#### I<sup>2</sup>C Operations

The ADPD4101 supports fast-mode plus (see the I<sup>2</sup>C specification from NXP for more information).

The I<sup>2</sup>C operations require addressing the device as well as choosing the register that is being read or written. An I<sup>2</sup>C register write is shown in Figure 28 and Figure 29. The SDA pin is bidirectional and open drain, where different bit times are driven in a predetermined way by the master or the slave. The ADPD4101 acts as a slave on the I<sup>2</sup>C bus. Start and stop bit operations are shown as S and P in Figure 28 and Figure 29. The I<sup>2</sup>C port supports both 7-bit and 15-bit addresses. If accessing Address 0x007F or lower, a 7-bit address can be used. If the first address bit after the slave address acknowledge (ACK) is a 0, a 7-bit address is used, as shown in the short read and write operations (see Figure 28 to Figure 31). If the first bit after a slave address acknowledge is 1, a 15-bit address is used as shown in the long read and write operations (see Figure 32 and Figure 33).

Figure 28 shows the first half of the short register write operation. The first byte indicates that the ADPD4101 is being addressed with a write operation. The ADPD4101 indicates that it has been addressed by driving an acknowledge. The next byte operation is a write of the address of the register to be written. The MSB is the L/S bit (long/short). When this bit is low, a 7-bit address follows. If the L/S bit is high, a 15-bit address follows. The ADPD4101 sends an acknowledge following the register address.



## Data Sheet ADPD4100/ADPD4101

The rest of the write operation is shown in Figure 29, which shows the two data bytes that are written to the 16-bit register. Registers are written only when all 16 bits are shifted in before a stop bit occurs. The ADPD4101 sends an acknowledge for each byte received. Additional pairs of byte operations can be repeated prior to the stop bit occurring. The address auto-increments after each complete write. Register writes occur only after each pair of bytes is written.

The I<sup>2</sup>C short read operations are shown in Figure 30 and Figure 31. Like the write operation, the first byte pair selects the ADPD4101 and specifies the register address (with the  $L/\overline{S}$  bit low) to read from.

Figure 31 shows the rest of the read operation. This sequence starts with a start bit, selects the ADPD4101, and indicates that a read operation follows. The ADPD4101 sends an acknowledge to indicate data to be sent. The ADPD4101 then shifts out the

register read data one byte at a time. The host acknowledges each byte after it is sent by the ADPD4101, if additional bytes are to be read. The same address incrementing is used for reads as well.

To read multiple bytes from the FIFO or from sequential registers, simply repeat the middle byte operation as shown in Figure 31.

The first portion of a long write operation is shown in Figure 32. The second half of the long write is the same as for the short write, as shown in Figure 29.

The first half of a long read operation is shown in Figure 33. The second half is the same as shown in Figure 31.




Figure 33. I<sup>2</sup>C Long Read First Half

# APPLICATIONS INFORMATION OPERATING MODE OVERVIEW

The ADPD4100/ADPD4101 are effectively charge measuring devices that can interface with many different sensors, enabling optical and electrical measurements in various healthcare, industrial and consumer applications, such as PPG, ECG, EDA, impedance, capacitance, and temperature measurements, and gas, smoke, and aerosol detection. A selection of operating modes are built into the device to optimize each of the different sensor measurements supported.

#### **ANALOG INTEGRATION MODE**

Analog integration mode refers to the modes of operation where the incoming charge from the sensor response to a stimulus event is integrated by the integrator in the ADPD4100/ADPD4101. There are several different analog integration modes, including continuous connect mode, float mode, pulse connect modulation, modulation of stimulus source, multiple integration mode, and sleep float mode.

There is also a digital integration mode, where the integrator is configured as a buffer and the ADC samples are digitally integrated (see the Digital Integration Mode section for more information).

#### **Connection Modulation Types**

The ADPD4100/ADPD4101 use three different types of modulation connections to a sensor, controlled by the MOD\_TYPE\_x bits. Table 17 shows the different functions controlled by MOD\_TYPE\_x. The default mode of operation is MOD\_TYPE\_x = 0, where there is no modulation of the input connection, and is the mode used as described in the Continuous Connect Mode section.

Table 17. Modulation Connections Based on MOD\_TYPE\_x

MOD_TYPE_x (Decimal)	Connect Function
0	TIA is continuously connected to INx after the precondition period. There is no modulation of the input connection.
1	Float mode operation. The TIA is connected to INx only during the modulation pulse and disconnected (floated) between pulses.
2	Nonfloat mode connection modulation. The TIA is connected to INx during the modulation pulse and connected to the precondition value between pulses.

#### **Continuous Connect Mode**

Continuous connect mode is used for a single analog integration of incoming charge per ADC conversion and is the most common operating mode for the ADPD4100/ADPD4101. In continuous connect mode, most of the dynamic range of the integrator is used when integrating the charge from the sensor response to a single stimulus event, for example, an LED pulse. The TIA is continuously connected to the inputs after the precondition period by setting MOD\_TYPE\_x to 0. Therefore, the input connection is not modulated in continuous connect mode.

Continuous connect mode is the typical operating mode used for a PPG measurement, where an LED is pulsed into human tissue and the resultant charge from the photodiode response is integrated and subsequently converted by the ADC. Figure 34 shows an example of a typical PPG measurement circuit.




Figure 34. Typical PPG Measurement Circuit

Set the PRECON\_x bits to 0x5 to set the anode of the photodiode to the TIA\_VREF potential during the preconditioning period. The VCx pin is connected to the cathode of the photodiode and is set to TIA\_VREF + 215 mV to apply a 215 mV reverse bias across the photodiode, which reduces the photodiode capacitance and reduces the noise of the signal path. Set TIA\_VREF to 1.27 V using the AFE\_TRIM\_VREF\_x bits for maximum dynamic range.

The LED pulse is controlled with the LED\_OFFSET\_x and LED\_WIDTH\_x bits. The default LED offset (LED\_OFFSET\_x = 0x10) is 16  $\mu$ s from the end of the preconditioning period and is suitable for most use cases. Recommended LED pulse width is 2  $\mu$ s when using the BPF. Short LED pulse widths provide the greatest amount of ambient light rejection and the lowest power dissipation. The period is automatically calculated by the ADPD4100/ADPD4101. The automatic calculation is based on the integration width selected and the number of ADC conversions. To use the automatic calculation, leave the MIN\_PERIOD\_x bits at its default value of 0. If a longer period is desired, for example, if a specific pulse frequency is desired, use the MIN\_PERIOD\_x bits to enable a longer period.

In continuous connect mode using 2 µs LED pulses, the automatic period calculation is

 $Period = (2 + 2 \times INTEG\_WIDTH\_x + (Number of Channels Enabled \times (ADC\_COUNT\_x + 1)))$ 

The integration pulses are controlled with the INTEG\_ OFFSET\_x and INTEG\_WIDTH\_x bits. It is recommended that an integration width of 1  $\mu s$  greater than the LED width be used because the signal spreads due to the response of the BPF. By setting the integration width 1  $\mu s$  wider than the LED width, a maximum amount of charge from the incoming signal is integrated.

The number of ADC conversions defaults to a single ADC conversion. However, oversampling is available for increased

SNR. The ADC conversions can be set to 1, 2, 3, or 4, based on the ADC\_COUNT\_x bits.

If two channels are enabled, Channel 1 occurs first, followed by Channel 2.

The total number of pulses is equal to NUM\_INT\_x × NUM\_REPEAT\_x. In continuous connect mode, NUM\_INT\_x = 1 for a single integration sequence per ADC conversion. Therefore, the total number of pulses is controlled by NUM\_REPEAT\_x. Increasing the number of pulses reduces the noise floor of the measurement by a factor of  $\sqrt{n}$ , where n is the total number of pulses.

Figure 35 shows the timing operation where a single integration cycle is used per ADC conversion. Table 18 details the relevant registers using continuous connect mode for a PPG measurement.

**Table 18. Continuous Connect Mode Settings** 

Group	Time Slot A Register Address <sup>1</sup>	Bit Field Name	Description
Signal Path	0x0100, Bits[13:12]	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.
Setup	0x0101, Bits[8:0]	AFE_PATH_CFG_x	Set to 0x0DA for TIA, BPF, integrator, and ADC.
	0x0102, Bits[15:0]	INPxx_x	Enable desired inputs.
	0x0103, Bits[14:12]	PRECON_x	Set to 0x5 to precondition anode of the photodiode to TIA_VREF.
	0x0103, Bits[7:6], Bits[1:0]	VCx_SEL_x	Set to 0x2 to set ~215 mV reverse bias across the photodiode.
	0x0104, Bits[5:0]	TIA_GAIN_CHx_x	Select TIA gain.
	0x0104, Bits[9:8]	AFE_TRIM_VREF_x	Set to 0x3 to set TIA_VREF = 1.27 V for maximum dynamic range.
	0x0108, Bits[13:12]	MOD_TYPE_x	Set to 0 for continuous TIA connection to inputs following preconditioning.
Timing	0x0109, Bits[7:0]	LED_OFFSET_x	Sets start time of first LED pulse in 1 $\mu$ s increments. 0x10 default (16 $\mu$ s).
	0x0109, Bits[15:8]	LED_WIDTH_x	Sets width of LED pulse in 1 μs increments. 2 μs recommended.
	0x010A, Bits[4:0]	INTEG_WIDTH_x	Integration time in µs. Set to LED_WIDTH_x + 1.
	0x010B, Bits[12:0]	INTEG_OFFSET_x	Integration sequence start time = INTEG_OFFSET_x. Optimize as described in the Optimizing Position of Integration Sequence section.
	0x0107, Bits[15:8]	NUM_INT_x	Set to 1 for a single integration per group of ADC conversions.
	0x0107, Bits[7:0]	NUM_REPEAT_x	With NUM_INT_x = 1, NUM_REPEAT_x sets the total number of pulses.
LED Settings	0x0105, Bit 15 and Bit 7; 0x0106, Bit 15 and Bit 7	LED_DRIVESIDEx_x	Select LED for time slot used.
	0x0105, Bits[14:8], Bits[6:0]; 0x0106, Bits[14:8], Bits[6:0]	LED_CURRENTx_x	Set LED current for selected LED.
Integrator Chop Mode <sup>2</sup>	0x010D, Bits[7:4]	SUBTRACT_x	Four-pulse subtract pattern. Set to 1 to negate the math operation in the matching position in a group of four pulses. The LSB maps to the first pulse.
	0x010D, Bits[3:0]	REVERSE_INTEG_x	Four-pulse integration reverse pattern. Set to 1 to reverse the integrator positive and negative pulse order in the matching position in a group of four pulses. The LSB maps to the first pulse.

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE\_TYPE\_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

 $<sup>^2\,</sup> See \ the \ Improving \ SNR \ Using \ Integrator \ Chopping \ section \ for \ more \ information \ about \ integrator \ chop \ mode.$ 

#### **Optimizing Position of Integration Sequence**

It is critical that the zero crossing of the output response of the BPF be aligned with the integration sequence such that the positive integration is aligned with the positive portion of the BPF output response and the negative integration is aligned with the negative portion of the BPF output response (see Figure 35).

A simple test to find the zero crossing is to set up the circuit so that the LED is reflecting off a reflector at a fixed distance from the photodiode such that a steady dc level of photodiode current is provided to the ADPD4100/ADPD4101. Monitor the output while sweeping the integrator offset, INTEG\_OFFSET\_x, Bits[12:5], from a low value to a high value in 1  $\mu s$  steps. The zero crossing is located when a relative maxima is seen at the output. The zero crossing can then be identified with much finer precision by sweeping the INTEG\_OFFSET\_x, Bits[4:0] in 31.25 ns increments. It is critical to identify the zero crossing in such a fine precision to achieve the highest SNR performance.

The optimal timing point is a function of TIA bandwidth which varies with TIA gain. To achieve the maximum SNR at each TIA gain setting, it is recommended that the user find the optimal timing point at each TIA gain setting for a given use case. Because there is minimal device to device variation in this optimal timing point, that same integrator offset timing for each gain setting can be used for all devices. To use the same

integrator timing for all TIA gain settings without reoptimizing for each TIA gain setting, 200 k $\Omega$  TIA gain optimal timing must be used for the other TIA gain settings.

#### **Improving SNR Using Multiple Pulses**

The ADPD4100/ADPD4101 use short LED pulses, on the order of 2 µs or 3 µs. The SNR of a single pulse is approximately 72 dB to 76 dB, depending on the TIA gain. The SNR can be extended to ~100 dB by increasing the number of pulses per sample and filtering to a relevant signal bandwidth, for example, 0.5 Hz to 20 Hz for a heart rate signal. The SNR increases as the square root of the number of pulses. Thus, for every doubling of pulses, 3 dB of SNR increase is achieved. The number of pulses is increased with the NUM\_REPEAT\_x bits. The resulting data for a particular time slot is the summation of ADC conversions that are NUM\_REPEAT\_x times. If the number of bits required for the result is larger than the number of output bits desired by the user, the most significant bits of the accumulated values can be selected by DARK\_SHIFT\_x, LIT\_SHIFT\_x, and SIGNAL\_SHIFT\_x bits. DARK\_SHIFT\_x, LIT\_SHIFT\_x, and SIGNAL\_SHIFT\_x shift the output data to the right before writing to the FIFO. For example, an 18-bit accumulated value can be shifted to write only the upper 16 bits to the FIFO. Optionally, 24-bit or 32-bit output can be written to the FIFO.




Figure 35. Single Analog Integration per ADC Conversion with Continuous Connect Mode

#### **Improving SNR Using Integrator Chopping**

The last stage in the ADPD4100/ADPD4101 datapath is a charge integrator. The integrator uses an on and off integration sequence, synchronized to the emitted light pulse, which acts as an additional high-pass filter to remove offsets, drifts, and low frequency noise from the previous stages. However, the integrating amplifier can itself introduce low frequency signal content. The ADPD4100/ADPD4101 have a mode that enables additional chopping in the digital domain to remove this signal. Chopping is achieved by using an even number of pulses per sample and inverting the integration sequence for half of those sequences. When the calculation is performed to combine the digitized result of each of the pulses of the sample, the sequences with an inverted integrator sequence are subtracted and the sequences with a normal integrator sequence are added. An example diagram of the integrator chopping sequence is shown in Figure 36.

The result of chopping is that any low frequency signal contribution from the integrator is eliminated, leaving only the integrated signal and resulting in higher SNR, especially at higher numbers of pulses and at lower TIA gains where the noise contribution of the integrator becomes more pronounced.

Digital chopping is enabled using the registers and bits detailed in Table 19. The bits define the chopping operation for the first four pulses. This 4-bit sequence is then repeated for all subsequent sequence of four pulses. In Figure 36, a sequence is shown where the second and fourth pulses are inverted while the first and third pulses remain in the default polarity (noninverted). This configuration is achieved by setting the REVERSE\_INTEG\_x

bits = 0xA to reverse the integration sequence for the second and fourth pulses. To complete the operation, the math must be adjusted by setting the SUBTRACT\_x bits = 0xA. An even number of pulses must be used with integrator chop mode.

Because integrator chopping eliminates the low frequency noise contribution from the integrator, it is recommended to always keep integrator chop mode enabled in continuous connect mode to achieve optimal SNR performance.

When using integrator chopping, the ADC offset bits, CH1\_ADC\_ADJUST\_x and CH2\_ADC\_ADJUST\_x, must be set to 0, because when the math is adjusted to subtract inverted integration sequences while default integration sequences are added, any digital offsets at the output of the ADC are automatically eliminated. Integrator chop mode also eliminates the need to manually null the ADC offsets at startup in a typical application. Note that the elimination of the offset using integrator chop mode can clip at least half of the noise signal when no input signal is present, which makes it difficult to measure the noise floor during characterization of the system. There are three options for performing noise floor characterization of the system.

- Integrator chop mode disabled.
- Integrator chop mode enabled but with a minimal signal present at the input, which increases the noise floor enough such that it is no longer clipped.
- Setting the ZERO\_ADJUST\_x bit = 1, which adds 2048 codes to the end result.




Figure 36. Diagram of Integrator Chopping Sequence

Table 19. Register Settings for Integrator Chop Mode

Group	Time Slot A Register Address <sup>1</sup>	Bit Field Name	Description
Integrator Chop Mode	0x010D, Bits[7:4]	SUBTRACT_x	Four-pulse subtract pattern. Set to 1 to negate the math operation in the matching position in a group of four pulses. The LSB maps to the first pulse.
	0x010D, Bits[3:0]	REVERSE_INTEG_x	Four-pulse integration reverse pattern. Set to 1 to reverse the integrator positive and negative pulse order in the matching position in a group of four pulses. The LSB maps to the first pulse.

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x010D is the location for SUBTRACT\_A. For Time Slot B, this register is at Address 0x012D, For Time Slot C, this register is at Address 0x014D. For Time Slot D, this register is at Address 0x016D, and so on.

#### **Float Mode Operation**

The ADPD4100/ADPD4101 have a unique operating mode, float mode, that allows high SNR at low power in low light situations. In float mode, the photodiode is first preconditioned to a known state. Then, the photodiode anode is disconnected from the receive path of the device for a preset amount of float time. During the float time, light falls on the photodiode, either from ambient light, pulsed LED light, or a combination of the two depending on the operating mode. Charge from the sensor is stored directly on the capacitance of the sensor, CPD. At the end of the float time, the photodiode is switched into the receive path of the ADPD4100/ADPD4101 and an inrush of the accumulated charge occurs, which is then integrated, allowing the maximum amount of charge to be processed per pulse with the minimum amount of noise added by the signal path. The charge is integrated externally on the capacitance of the photodiode for as long as it takes to acquire maximum charge, independent of the amplifiers of the signal path, effectively integrating noise free charge. Float mode allows the user the flexibility to increase the amount of charge per measurement by either increasing the LED drive current or by increasing the float time.

In float mode, the signal path bypasses the BPF and uses only the TIA and integrator. The BPF is bypassed because the shape of the signal produced when transferring the charge from the photodiode by modulating the connection to the TIA can differ across devices and conditions. A filtered signal from the BPF is not able to be reliably aligned with the integration sequence. Therefore, the BPF cannot be used. In float mode, the entire charge transfer is integrated in the negative cycle of the integrator, and the positive cycle cancels any offsets.

#### Float LED Mode for Synchronous LED Measurements

Float LED mode is desirable in low signal conditions where the CTR is below 5 nA/mA. In addition, float mode is an ideal option when limiting the LED drive current of the green LEDs in a heart rate measurement to keep the forward voltage drop of the green LED to a level that allows the elimination of a boost converter for the LED supply. For example, the LED current can be limited to 10 mA to ensure that the LED voltage drop is  $\sim\!\!3$  V so that it can operate directly from the battery without the need of a boost converter. Float mode accumulates the received charge during longer LED pulses without adding noise from the signal path, effectively yielding the highest SNR per photon attainable.

In float LED mode, multiple pulses are used to cancel electrical offsets, drifts, and ambient light. To achieve this ambient light rejection, an even number of equal length pulses is used. For every pair of pulses, the LED flashes in one of the pulses and does not flash in the other. The return from the combination of the LED, ambient light, and offset is present in one of the pulses. In the other, only the ambient light and offset is present. A subtraction of the two pulses is made that eliminates ambient light as well as any offset and drift. It is recommended to use groups of four pulses for measurement where the LED is flashed on Pulse 2 and Pulse 3. The accumulator adds Pulse 2 and Pulse 3 and then subtracts Pulse 1 and Pulse 4. To gain additional SNR, use multiple groups of four pulses.

For each group of four pulses, the settings of LED\_DISABLE\_x determine if the LED flashes in a specific pulse position. Which pulse positions are added or subtracted is configured in the SUBTRACT\_x bits. These sequences are repeated in groups of four pulses. The value written to the FIFO or data registers is dependent on the total number of pulses per sample period. With NUM\_INT\_x set to 1, NUM\_REPEAT\_x determines the total number of pulses. For example, if the device is set up for 32 pulses, the four-pulse sequence, as defined in LED\_DISABLE\_x and SUBTRACT\_x, repeats eight times and a single register or FIFO write of the final value based on 32 pulses executes.

In float mode, the MIN\_PERIOD\_x bits must be set to control the pulse period. The automatic period calculation is not designed to work with float mode. Set the MIN\_PERIOD\_x bits, in 1  $\mu s$  increments, to accommodate the amount of float time and connect time required.

Placement of the integration sequence is such that the negative phase of the integration is centered on the charge transfer phase. The TIA is an inverting stage. Therefore, placing the negative phase of the integration during the transferring of the charge from the photodiode causes the integrator to increase with the negative going output signal from the TIA.

In the example shown in Figure 37, the LED flashes in the second and third pulses of the four-pulse sequence. SUBTRACT\_x is set up to add the second and third pulses while subtracting the first and fourth pulses, effectively cancelling out the ambient light, electrical offsets, and drift.

Table 20 details the relevant registers for float LED mode.

Data Sheet ADPD4100/ADPD4101




Figure 37. Four-Pulse Float Mode Operation

**Table 20. Float LED Mode Settings** 

	Time Slot A		
Group	Register Address <sup>1</sup>	Bit Field Name	Description
Signal Path Setup	0x0100, Bits[13:12]	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.
	0x0100, Bits[11:10]	INPUT_R_SELECT_x AFE_PATH_CFG_x INPxx_x	Set to 0x0 for 500 $\Omega$ series input resistor.
	0x0101, Bits[8:0]		Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF.
	0x0102, Bits[15:0]		Enable desired inputs.
	0x0103, Bits[14:12]	PRECON_x	Set to 0x4 to precondition anode of photodiode to the input of the TIA.
	0x0103, Bits[7:6], Bits[1:0]	VCx_SEL_x	Set to 0x2 to set ~215 mV reverse bias across photodiode.
	0x0104, Bits[5:0]	TIA_GAIN_CHx_x	Select TIA gain (100 k $\Omega$ or 200 k $\Omega$ for float mode).
	0x0104, Bits[9:8]	AFE_TRIM_VREF_x	Set to 0x2 to set TIA_VREF = 0.9 V.
Float Mode	0x0107, Bits[15:8]	NUM_INT_x	Set to 1 for a single integration per group of ADC conversions.
Configuration	0x0107, Bits[7:0]	NUM_REPEAT_x	Number of sequence repeats. Must be set to a multiple of 2 for float mode.
	0x0108, Bits[13:12]	MOD_TYPE_x	Set to 0x1 for float mode operation.
	0x0108, Bits[9:0]	MIN_PERIOD_x	Set the period to accommodate float time plus connect time, in 1 $\mu$ s increments.
	0x010A, Bits[4:0]	INTEG_WIDTH_x	Integration time in µs. Set to MOD_WIDTH_x + 1.
	0x010A, Bits[10:8], Bits[14:12]	CHx_AMP_DISABLE_x	Set 0x010A, Bit 9 to 1 to power down BPF for Channel 1, Bit 13 to 1 to power down BPF for Channel 2 if Channel 2 is enabled.
	0x010B, Bits[12:0]	INTEG_OFFSET_x	Integration sequence start time. Set to (MOD_OFFSET_x – INTEG_WIDTH_x – 250 ns).
	0x010C, Bits[15:8]	MOD_WIDTH_x	Sets width of connect pulse in 1 $\mu$ s increments. Typical values of 2 $\mu$ s or 3 $\mu$ s.
	0x010C, Bits[7:0]	MOD_OFFSET_x	Sets start time of first connect pulse in 1 µs increments.
	0x010D, Bits[7:4]	SUBTRACT_x	In any given sequence of four pulses, negate the math operation in the selected position. Selections are active high (that is, subtract if 1) and the LSB of this register maps to the first pulse. For a float mode sequence, add pulses when the LED flashes and subtract pulses when the LED is disabled, according to LED_DISABLE_x.

Group	Time Slot A Register Address <sup>1</sup>	Bit Field Name	Description
LED Settings	0x0105, Bit 15 and Bit 7; 0x0106, Bit 15 and Bit 7	LED_DRIVESIDEx_x	Select LED for time slot used.
	0x0105, Bits[14:8], Bits[6:0]; 0x0106, Bits[14:8], Bits[6:0]	LED_CURRENTx_x	Set LED current for selected LED.
	0x0109, Bits[7:0]	LED_OFFSET_x	Sets start time of first LED pulse in 1 µs increments.
	0x0109, Bits[15:8]	LED_WIDTH_x	Sets width of LED pulse in 1 µs increments.
	0x010D, Bits[15:12]	LED_DISABLE_x	In any given sequence of four pulses, disable the LED pulse in the selected position. Selections are active high (that is, disable LED if 1) and the LSB of this register maps to the first pulse. For a sequence of four pulses, it is recommended to turn on the LED in the second and third pulses by writing 0x9 to this register.

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE\_TYPE\_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160. and so on.

#### **Float Mode Limitations**

When using float mode, the limitations of the mode must be well understood. For example, a finite amount of charge can accumulate on the capacitance of the photodiode, and there is a maximum amount of charge that can be integrated by the integrator. Based on an initial reverse bias of 215 mV on the photodiode and assuming that the photodiode begins to become nonlinear at ~200 mV of forward bias, there is ~450 mV of headroom for the anode voltage to increase from its starting point at the beginning of the float time before the charge ceases to accumulate in a linear fashion. It is desirable to operate only in the linear region of the photodiode (see Figure 38). To verify that float mode is operating in the linear region of the photodiode, the user can perform a simple check. Record data at a desired float time and then record data at half the float time. The recommended ratio of the two received signals is 2:1. If this ratio does not hold true, the photodiode is likely beginning to forward bias at the longer float time and becomes nonlinear.

The maximum amount of charge that can be stored on the photodiode capacitance and remain in the linear operating region of the sensor is estimated by

$$Q = C_{PD}V$$

where:

Q is the integrated charge.

 $C_{PD}$  is the capacitance of the photodiode.

 ${\it V}$  is the amount of voltage change across the photodiode before the photodiode becomes nonlinear.

For a typical discrete optical design using a 7 mm<sup>2</sup> photodiode with 70 pF capacitance and 450 mV of headroom, the maximum amount of charge that can store on the photodiode capacitance is 31.5 pC.




Figure 38. Integrated Charge on the Photodiode (PD) vs. Float Time

In addition, consider the maximum amount of charge the integrator of the ADPD4100/ADPD4101 can integrate. The integrator can integrate up to 7.6 pC. When this charge is referred back to the input, consider the TIA gain. When the TIA gain is at 200 k $\Omega$ , the input referred charge is at a 1:1 ratio to the integrated charge on the integrator. For 100 k $\Omega$  gain, it is 2:1. For 50 k $\Omega$  gain, it is 4:1. For 25 k $\Omega$  gain, it is 8:1. For the previous example using a photodiode with 70 pF capacitance, use a 50 k $\Omega$ TIA gain and set the float timing such that, for a single pulse, the output of the ADC is at 70% of full scale, which is a typical operating condition. Under these operating conditions, the integrator integrates 5.3 pC per pulse for 21.2 pC of charge accumulated on the photodiode capacitance. The amount of time to accumulate charge on CPD is inversely proportional to CTR. TIA gain settings of 100 k $\Omega$  or 200 k $\Omega$  may be required based on the CTR of the measurement and how much charge can be accumulated in a given amount of time. Ultimately, the type of measurement being made (ambient or pulsed LED), the photodiode capacitance, and the CTR of the system determine the float times.

Data Sheet ADPD4100/ADPD4101

#### **Pulse Connect Modulation**

Pulse connect modulation is useful for ambient light measurements or any other sensor measurements that do not require a synchronous stimulus. This mode works by preconditioning the sensor to some level selected by the PRECON\_x bits and then only connecting the sensor to the input of the TIA during the modulation pulse. When not connected to the TIA, the sensor is connected to a low input impedance node at the TIA\_VREF voltage. Any sensor current during this time is directed into the AFE. Therefore, no charge accumulates on the sensor. This lack of charge accumulation is in contrast to float mode, which fully disconnects the sensor between modulation pulses. The MOD\_TYPE\_x bits must be set to 0x2 for pulse connect mode. The advantage of using this mode for nonsynchronous sensor measurements is that it allows the user to take advantage of the noise performance benefits of the full signal path using the BPF and integrator. Figure 40 shows a timing diagram for pulse connect modulation type measurements.

#### **Modulation of Stimulus Source**

The ADPD4100/ADPD4101 have operating modes that modulate the VC1 and VC2 signals. These modes are useful for providing a pulsed stimulus to the sensor being measured. For example, a bioimpedance measurement can be made where one electrode to the human is being pulsed by the VC1 or VC2 output and the response is measured on a second electrode connected to the TIA input. This mode is also useful for a capacitance measurement, as shown in Figure 39, where one of the VCx pins is connected to one side of the capacitor and the other side is connected to the TIA input.




Figure 39. Modulate Stimulus for Capacitance Measurement

The BPF is bypassed for this measurement. When a stimulus pulse is provided on the VCx pin, the capacitor response is a positive spike on the rising edge that then settles back toward TIA\_VREF, followed by a negative spike on the falling edge of the stimulus pulse. The integration sequence is centered such that the positive and negative integration sequences completely integrate the charge from the positive and negative TIA responses, respectively (see Figure 41).

Pulsing of the VC1 and VC2 pins is controlled by the VCx\_PULSE\_x, VCx\_ALT\_x, and VCx\_SEL\_x bits while timing of the modulation is controlled by the MOD\_OFFSET\_x and MOD\_WIDTH\_x bits. Table 21 shows the relevant registers for modulating the stimulus to the sensor.

#### **Mutual Capacitance-Based Proximity Measurement**

One of the applications of the ADPD4100/ADPD4101 based on capacitance measurement is the proximity measurement. A mutual capacitance-based proximity measurement application, for example, is based on modulation of the stimulus source in principle, and is shown in Figure 39. However, this application requires two electrodes along with the circuit shown in Figure 39, one of which is connected to an input of the ADPD4100/ADPD4101 and the other connected to VC1 or VC2. The capacitor between INx and VCx, in this case, is the representation of the capacitance formed between two electrodes, instead of a physical capacitor.

A proximity event represents the proximity of tissue to the two electrodes mentioned. At the proximity event, a capacitance of  $\Delta C$  is formed between the electrodes and human tissue.  $\Delta C$  varies due to the varying proximity of tissue to the electrodes. Therefore, total capacitance, which is the sum of the capacitance of the capacitance between two electrodes represented as C and the capacitance  $\Delta C$  formed between human tissue and the electrode, changes.




Figure 40. Timing Diagram for Pulse Connect Modulation

One can determine the changing proximity by reading the change in ADC output when  $\Delta C$  is induced through the change in the proximity of the human tissue. To be able to determine proximity, baseline measurement without tissue in proximity must be taken either at the same input or at another input with an electrode attached and configured the same way.

Integrator timing width must be long enough to allow the positive TIA response to fully settle before the negative edge of the TIA response occurs. Also, as shown in Figure 41, the integration timing must be centered so that the positive and negative integration sequences completely integrate the charge START OF TIME SLOT

from the positive and negative TIA responses, which is essential to integrate the maximum ac charge.

Then,  $\Delta C$  is proportionate to the change in ADC output, which is a function of the charge integrated, read at the proximity event. For example, when VC2 is pulsed by 215 mV by setting VC2\_PULSE\_x to 2, VC2\_ALT\_x to 2, and VC2\_SEL\_x to 2,  $\Delta C$  is calculated as follows:

 $\Delta C = (-\Delta (ADC \ Output \ in \ LSB) \times 0.92 \ fC/LSB \times (R_{INT}/2R_F)/Number \ of \ Pulses)/(2 \times 0.215 \ V)$ 

Table 21 shows the relevant registers for this measurement.




Figure 41. Timing Diagram for Modulate Stimulus Operation

**Table 21. Modulate Stimulus Settings** 

Group	Time Slot A Register Address <sup>1</sup>	Bit Field Name	Description
Modulate Stimulus	0x0100, Bits[13:12]	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.
Setup	0x0101, Bits[8:0]	AFE_PATH_CFG_x	Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF.
	0x0102, Bits[15:0]	INPxx_x	Enable desired inputs.
	0x0103, Bits[14:12]	PRECON_x	Set to 0x5 to precondition sensor to TIA_VREF.
	0x0103, Bits[11:10], Bits[5:4]	VCx_PULSE_x	VCx pulse control. Set to 0x2 to pulse to the alternate voltage during a modulation pulse.
	0x0103, Bits[9:8], Bits[3:2]	VCx_ALT_x	Select the alternate state for VCx during the modulation pulse.
	0x0103, Bits[7:6], Bits[1:0]	VCx_SEL_x	Set to 0x1 to set VCx to TIA_VREF as primary state.
	0x0104, Bits[5:0]	TIA_GAIN_CHx_x	Select TIA gain.
	0x0104, Bits[9:8]	AFE_TRIM_VREF_x	Set to 0x2 to set TIA_VREF = 0.9 V.
Modulate Stimulus Timing	0x010C, Bits[7:0]	MOD_OFFSET_x	Sets start time of first modulation pulse in 1 µs increments.
	0x010C, Bits[15:8]	MOD_WIDTH_x	Sets width of modulation pulse in 1 μs increments. Typical values of 6 μs to 12 μs.
	0x010A, Bits[4:0]	INTEG_WIDTH_x	Integration time in $\mu$ s. Set to MOD_WIDTH_x + 1 or MOD_WIDTH_x + 2.
	0x010A, Bits[10:8], Bits[14:12]	CHx_AMP_DISABLE_x	Set 0x010A, Bit 9 to 1 to power down BPF for Channel 1, Bit 13 to 1 to power down BPF for Channel 2 if Channel 2 is enabled.
	0x010B, Bits[12:0]	INTEG_OFFSET_x	Integration sequence start time. Set to MOD_OFFSET_x $- 1$ (if INTEG_WIDTH = MOD_WIDTH $- 1$ ) or MOD_OFFSET_x $- 2$ (if INTEG_WIDTH = MOD_WIDTH $- 2$ ) and then sweep INTEG_OFFSET_x, Bits[4:0] in 31.25 ns steps to find optimal operating point.
	0x0107, Bits[15:8]	NUM_INT_x	Set to 1 for a single integration per ADC conversion.
	0x0107, Bits[7:0]	NUM_REPEAT_x	Number of sequence repeats. SNR increases as $\sqrt{n}$ , where $n = NUM\_REPEAT\_x \times NUM\_INT\_x$ .
	0x0108, Bits[13:12]	MOD_TYPE_x	Set to 0x0 for continuous TIA connection.

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE\_TYPE\_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

Data Sheet ADPD4100/ADPD4101

#### **Self Capacitance-Based Proximity Measurement**

Capacitive proximity measurements can be performed by measuring self capacitance. As in mutual capacitance-based proximity measurement, the BPF is bypassed by setting AFE\_PATH\_CFG\_x to 0E6.

Self capacitance based proximity measurement, however, requires only one electrode connected to one of the inputs of ADPD4100/ADPD4101. Capacitance measurement in this case is performed by creating the voltage difference. To create the voltage difference, pulse TIA\_VREF while the input used is preconditioned to TIA\_VREF, and read the change in the ADC output when  $\Delta C$  is induced through the change in the proximity of the human tissue.

This measurement modality makes use of the capacitance of the human body to the earth, and  $\Delta C$  formed due to tissue proximity. The human body capacitance allows the use of TIA\_VREF pulsing at the input as a voltage difference needed to measure  $\Delta C$ . Figure 42 shows a representation of this measurement.

Because TIA\_VREF is pulsed at the input, all the extra voltage at pulsing shows up the same way at the TIA output. Therefore, TIA has only a positive response compared to the mutual

capacitance-based measurement. The integration sequence must be centered in such a way that all the dc shift is canceled and remaining small ac charge due to the change in proximity is integrated. Figure 43 shows integration sequence timing with respect to the TIA\_VREF pulse to cancel dc shift and integrate ac charge. The constant part in the TIA output represents the dc charge, and it must be canceled by the integration sequence so that only the surge charge accumulation at the positive and the negative edges of the TIA\_VREF pulse are integrated.

However, the baseline measurement without tissue in proximity is needed to determine true  $\Delta C$ , which is proportionate to the change in ADC output read at the proximity event.

Calculate  $\Delta C$  as follows. For example, when TIA\_VREF is pulsed from 0.9 V to 1.14 V by setting VREF\_PULSE\_VAL\_x to 0, AFE\_TRIM\_VREF\_x to 2, and VREF\_PULSE\_x to 1,  $\Delta C$  then becomes

$$\Delta C = (\Delta (ADC\ Output\ in\ LSB) \times 0.92\ fC/LSB \times \\ (R_{INT}/2R_F)/Number\ of\ Pulses)/(2 \times (1.14\ V - 0.9\ V))$$

Table 22 summarizes the relevant registers for this measurement. Integrator chop mode can be enabled for this measurement.




Figure 42. Self Capacitance Measurement




Figure 43. Timing Diagram for Self Capacitance-Based Proximity Measurement

Table 22. Relevant Registers for Self Capacitance Based Proximity Measurement

Group	Time Slot A Register Address <sup>1</sup>	Bit Field Name	Description			
Self Capacitance-Based Proximity Setup	0x0100, Bits[13:12]	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.			
	0x0101, Bits[8:0]	AFE_PATH_CFG_x	Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF.			
	0x0102, Bits[15:0]	INPxx_x	Enable desired inputs.			
	0x0103, Bits[14:12]	PRECON_x	Set to 0x5 to precondition sensor to TIA_VREF.			
	0x0104, Bits[5:0]	TIA_GAIN_CHx_x	Select TIA gain.			
	0x0104, Bits[7:6]	VREF_PULSE_VAL_x	Select 0x0 to pulse TIA_VREF to 1.14 V.			
	0x0104, Bits[9:8]	AFE_TRIM_VREF_x	Set to 0x2 to set TIA_VREF = 0.9 V.			
	0x0104, Bits[10]	VREF_PULSE_x	Set to 0x1 to pulse TIA_VREF.			

Group	Time Slot A Register Address <sup>1</sup>	Bit Field Name	Description
Self Capacitance-Based Proximity Timing	0x010C, Bits[7:0]	MOD_OFFSET_x	Sets start time of first modulation pulse in 1 μs increments. Typical value of 16 μs.
	0x010C, Bits[15:8]	MOD_WIDTH_x	Sets width of modulation pulse in 1 µs increments. Typical value of 6 µs.
	0x010A, Bits[4:0]	INTEG_WIDTH_x	Integration time in µs. Typical value of 10 µs .
	0x010A, Bits[10:8], Bits[14:12]	CHx_AMP_DISABLE_x	Set 0x010A, Bit 9 to 1 to power down BPF for Channel 1, Bit 13 to 1 to power down BPF for Channel 2 if Channel 2 is enabled.
	0x010B, Bits[12:0]	INTEG_OFFSET_x	Integration sequence start time. Set to typical value of 9 µs and then sweep INTEG_OFFSET_x, Bits[4:0] in 31.25 ns steps to find optimal operating point.
	0x0107, Bits[15:8]	NUM_INT_x	Set to 1 for a single integration per ADC conversion
	0x0107, Bits[7:0]	NUM_REPEAT_x	Number of sequence repeats. SNR increases as $\sqrt{n}$ , where $n = NUM_REPEAT_x \times NUM_INT_x$ .
	0x0108, Bits[13:12]	MOD_TYPE_x	Set to 0x0 for continuous TIA connection.

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE\_TYPE\_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

### **Multiple Integration Mode**

Multiple integration mode provides multiple analog integrations of incoming charge per ADC conversion. This mode is most useful when there is a small response that uses a small amount of the available dynamic range per stimuli event. Multiple integration mode allows multiple integrations of charge prior to an ADC conversion so that a larger amount of the available dynamic range of the integrator is utilized.

Figure 44 shows multiple integration mode using the LED as the stimulus. The number of LED pulses and subsequent integrations of charge from the photodiode response is determined by the setting of the NUM\_INT\_x bits. Following the final integration, there is a single ADC conversion. This process is repeated NUM\_REPEAT\_x times.

Prior to setting the number of integrations using the NUM\_INT\_x bits, set the TIA gain to 200 k $\Omega$  and determine the optimal LED current setting, which is close to the maximum current. When the TIA gain and LED current are set, measure how much of the integrator dynamic range is used to integrate the charge created by a single LED pulse. If the amount of integrator dynamic range used for a single pulse is less than half the available dynamic range, it may be desirable to use multiple integrations prior to an ADC conversion. For example, if the amount of integrator dynamic range used for a single pulse is 1/8 of the available dynamic range, set NUM\_INT\_x to 0x6 to use six pulses and

integrations, using most of the available dynamic range (75%) per ADC conversion while leaving 25% of headroom for margin so that the integrator does not saturate as the input level varies. As each pulse is applied to the LED, the charge from the response is integrated and held. The charge from the response to each subsequent pulse is added to the previous total integrated charge, as shown in Figure 44, until NUM\_INT\_x integrations is reached.

In multiple integration mode, the minimum period is automatically calculated. In the example shown, the minimum period is calculated at  $2 \times \text{INTEG\_WIDTH\_x}$  so that subsequent pulses occur immediately following the completion of the previous integration. Extra time is automatically added to accommodate the ADC conversions at the end of NUM\_INT\_x integrations.

Use NUM\_REPEAT\_x to increase the iterations to improve the overall SNR. The entire multiple integration per ADC conversion process repeats NUM\_REPEAT\_x number of times. Increasing NUM\_REPEAT\_x serves the same purpose as multiple pulses in continuous connect mode, where n pulses improve the SNR by  $\sqrt{n}$ . In multiple integration mode, the SNR increases by  $\sqrt{n}$ , where n = NUM\_REPEAT\_x. The total number of LED pulses in this mode is equal to NUM\_INT\_x × NUM\_REPEAT\_x.

Integrator chop mode is recommended for multiple integration mode for optimal SNR performance.

Data Sheet ADPD4100/ADPD4101




Figure 44. Multiple Integration Mode with LED as Stimulus

Table 23. Relevant Settings for Multiple Integration Mode

Group	Time Slot A Register Address <sup>1</sup>	Bit Field Name	Description
Multiple Integration	0x0100, Bits[13:12]	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.
•	0x0101, Bits[8:0]	AFE_PATH_CFG_x	Set to 0x0DA for TIA, BPF, integrator, and ADC.
Stimulus	0x0102, Bits[15:0]	INPxx_x	Enable desired inputs.
Multiple Integration Mode Using LED as Stimulus  Timing	0x0103, Bits[14:12]	PRECON_x	Set to 0x5 to precondition anode of the photodiode to TIA_VREF.
	0x0103, Bits[7:6], Bits[1:0]	VCx_SEL_x	Set to 0x2 to set ~215 mV reverse bias across photodiode.
	0x0104, Bits[5:0]	TIA_GAIN_CHx_x	Set the TIA gain to 200 kΩ.
	0x0104, Bits[9:8]	AFE_TRIM_VREF_x	Set to 0x3 to set TIA_VREF = 1.27 V for maximum dynamic range.
	0x0108, Bits[13:12]	MOD_TYPE_x	Set to 0 for continuous TIA connection to inputs following preconditioning.
Timing	0x0107, Bits[15:8]	NUM_INT_x	Set to a number that utilizes most of the dynamic range of integrator available, leaving some margin for fluctuations in input level.
	0x0107, Bits[7:0]	NUM_REPEAT_x	Set NUM_REPEAT_x to the number of times to repeat the multiple integration sequence. SNR increases by a factor of √(NUM_REPEAT_x). Total number of pulses is equal to NUM_REPEAT_x × NUM_INT_x.
	0x010A, Bits[4:0]	INTEG_WIDTH_x	Integration time in μs. Set to LED_WIDTH_x + 1.
	0x010B, Bits[12:0]	INTEG_OFFSET_x	Integration sequence start time = INTEG_OFFSET_x. Optimize as described in the Optimizing Position of Integration Sequence section.
LED Settings	0x0105, Bit 15 and Bit 7; 0x0106, Bit 15 and Bit 7	LED_DRIVESIDEx_x	Select LED for time slot used.
	0x0105, Bits[14:8], Bits[6:0]; 0x0106, Bits[14:8], Bits[6:0]	LED_CURRENTx_x	Set LED current for selected LED.
Integrator Chop Mode	0x010D, Bits[7:4]	SUBTRACT_x	Four-pulse subtract pattern. Set to 1 to negate the math operation in the matching position in a group of four pulses. The LSB maps to the first pulse.
	0x010D, Bits[3:0]	REVERSE_INTEG_x	Four-pulse integration reverse pattern. Set to 1 to reverse the integrator positive and negative pulse order in the matching position in a group of four pulses. The LSB maps to the first pulse.

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE\_TYPE\_A. For Time Slot B, this register is at Address 0x0120, For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

#### **DIGITAL INTEGRATION MODE**

The ADPD4100/ADPD4101 support a digital integration mode to accommodate sensors that require longer pulses than can be supported in the typical analog integration modes. Digital integration mode allows the system to use a larger LED duty cycle than the analog integration modes, which may result in the highest achievable levels of SNR, at the expense of lower ambient light rejection.




Figure 45. Signal Path for Digital Integration Mode

In digital integration mode, the BPF is bypassed and the integrator is configured as a buffer, resulting in the signal path shown in Figure 45. Digital integration regions are configured by the user and separated into lit and dark regions. The LED is pulsed in the lit region, and the LED is off in the dark region. ADC samples are taken at 1 µs intervals within the lit and dark regions and are then digitally integrated. The integration of the ADC samples from the dark region is subtracted from the integration of the ADC samples from the lit region and the result is written into the relevant signal output data registers. The sum of the samples from just the dark region are available

in the dark output data registers. Both signal and dark values can be written to the FIFO.

The ADPD4100/ADPD4101 support one-region and two-region digital integration modes. In one-region digital integration mode, an equal number of dark and lit samples are taken where all of the dark samples are taken in the dark region just prior to the lit region. One-region digital integration mode is illustrated in the timing diagram in Figure 46. In two-region digital integration mode, an equal number of dark and lit samples are taken. However, the dark region is split such that half of the samples are taken in the dark region prior to the lit region, and the other half is taken in the dark region following the lit region. The two-region digital integration mode results in higher ambient light rejection than the one-region digital integration mode in situations with a varying ambient light level. A timing diagram for two-region digital integration mode is shown in Figure 47.

Table 24 shows the relevant register settings for the digital integration modes of operation. Note that only a single channel can be used in digital integration mode. Two channels are not supported for digital integration mode of operation. The MIN\_PERIOD\_x bits must also be manually set with the correct period because the minimum period is not automatically calculated in digital integration mode.




Figure 46. One-Region Digital Integration Mode Timing Diagram




Figure 47. Two-Region Digital Integration Mode Timing Diagram

Table 24. Relevant Settings for Digital Integration Modes

Group	Time Slot A Register Address <sup>1</sup>	Bit Field Name	Description			
Signal Path Setup	0x0100, Bits[13:12]	SAMPLE_TYPE_x	Set to 0x1 for one-region digital integration mode. Set to 0x2 for two-region digital integration mode.			
	0x0101, Bits[8:0]	AFE_PATH_CFG_x	Set to 0x0E6 for TIA, integrator, and ADC. Bypass BPF. Integrator is automatically configured as a buffer when one-region or two-region digital integration mode is selected.			
	0x0102, Bits[15:0]	INPxx_x	Enable desired inputs.			
	0x0103, Bits[14:12]	PRECON_x	Set to 0x5 to precondition anode of photodiode to TIA_VREF.			
	0x0103, Bits[7:6], Bits[1:0]	VCx_SELECT_x	Set to 0x2 to set ~215 mV reverse bias across photodiode.			
	0x0104, Bits[5:0]	TIA_GAIN_CHx_x	Select TIA gain.			
	0x0104, Bits[9:8]	AFE_TRIM_VREF_x	Set to 0x3 to set TIA_VREF = 1.265 V.			
	0x0104, Bits[12:11]	CH1_TRIM_INT_x	Set to $0x0$ or $0x1$ to set buffer gain = 1.			
	0x010A, Bit 11	AFE_INT_C_BUF_x	Set to 1 to convert integrator to buffer.			
	0x010A, Bits[10:8]	CH1_AMP_DISABLE_x	Set 0x010A, Bit 9 to 1 to power down BPF.			
Timing	0x0107, Bits[15:8]	NUM_INT_x	Set to the number of desired ADC conversions in the dark and lit regions.			
	0x0107, Bits[7:0]	NUM_REPEAT_x	Number of sequence repeats.			
	0x0108, Bits[9:0]	MIN_PERIOD_x	Set the period. Automatic period calculation is not supported in digital integration mode.			
	0x0113, Bits[8:0]	LIT_OFFSET_x	Set to the time of the first ADC conversion in the lit region.			
	0x0114, Bits[6:0]	DARK1_OFFSET_x	Set to the time of the first ADC conversion in the Dark 1 region.			
	0x0114, Bits[15:7]	DARK2_OFFSET_x	Set to the time of the first ADC conversion in the Dark 2 region. Only used in two-region digital integration mode.			
LED Settings	0x0105, Bit 15 and Bit 7; 0x0106, Bit 15 and Bit 7	LED_DRIVESIDEx_x	Select LED for time slot used.			
	0x0105, Bits[14:8], Bits[6:0]; 0x0106, Bits[14:8], Bits[6:0]	LED_CURRENTx_x	Set LED current for selected LED.			
	0x0109, Bits[7:0]	LED_OFFSET_x	Sets start time of first LED pulse in 1 µs increments.			
	0x0109, Bits[15:8]	LED_WIDTH_x	Sets width of LED pulse in 1 µs increments.			

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE\_TYPE\_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160, and so on.

### **Timing Recommendations for Digital Integration Modes**

When setting the timing for digital integration mode, it is important to place the ADC samples such that the signal being sampled is given time to settle prior to the sample being taken. Settling time of the input signal is affected by photodiode capacitance and TIA settling time. Figure 48 shows an example of proper placement of the ADC sampling edges. Calculations for the offset values are as follows:

DARK1 OFFSET 
$$x = (LED \ OFFSET \ x - (NUM \ INT \ x + 2))$$

Add a value of 2 to the number of ADC conversions such that there is 2  $\mu s$  of margin added to placement of the Dark 1 region samples with respect to the beginning of the LED pulse.

$$LIT\_OFFSET\_x = (LED\_OFFSET\_x + t_D)$$

where  $t_D$  is the delay built into the offset setting to allow settling time of the signal. This value must be characterized in the final application. A value in the range of 3  $\mu$ s to 5  $\mu$ s is typically recommended as the  $t_D$  value.

 $DARK2\_OFFSET\_x = (LED\_OFFSET\_x + LED\_WIDTH\_x + t_D)$ 

This setting only applies to two-region digital integration mode.




Figure 48. Proper Placement of ADC Sampling Edges in Digital Integration Mode

#### **TIA ADC MODE**

Figure 49 shows TIA ADC mode, which bypasses the BPF and routes the TIA output through a buffer, directly into the ADC. TIA ADC mode is useful in applications, such as ambient light sensing, and measuring other dc signals, such as leakage resistance. In photodiode measurement applications using the BPF, all background light is blocked from the signal chain and, therefore, cannot be measured. TIA ADC mode can measure the amount of background and ambient light. This mode can also measure currents from other dc sources, such as leakage resistance.




Figure 49. TIA ADC Mode Block Diagram

When the devices are in TIA ADC mode, the BPF is bypassed and the integrator stage is reconfigured as a buffer. If both Channel 1 and Channel 2 are enabled in a single time slot, the ADC samples Channel 1 and then Channel 2 in sequential order in 1  $\mu s$  intervals.

The recommended TIA ADC mode is one in which the BPF is bypassed and the integrator is configured as an inverting buffer. This mode is enabled by writing 0x0E6 to AFE\_PATH\_CFG\_x (Register 0x0101, Bits[8:0] for Time Slot A) to enable a signal path that includes the TIA, integrator, and ADC. Additionally, to configure the integrator as a buffer, set INTEG\_SETUP\_x (Register 0x010A, Bit 11 for Time Slot A). With the ADC offset bits, ADC\_OFF1\_x and ADC\_OFF2\_x, set to 0 and TIA\_VREF set to 1.265 V, the output of the ADC is at ~3000 codes for a single pulse and a zero input current condition. As the input current from the photodiode increases, the ADC output increases toward 16,384 LSBs.

When configuring the integrator as a buffer, there is the option of either using a gain of 1 or a gain of 0.7. Using the gain of 0.7 increases the usable dynamic range at the input to the TIA. However, it is possible to overrange the ADC in this configuration and care must be taken to not saturate the ADC. To set the buffer gain, use the CHx\_TRIM\_INT\_x bits. Setting CHx\_TRIM\_INT\_x to 0x0 or 0x1 sets a gain of 1. Setting CHx\_TRIM\_INT\_x to 0x2 or 0x3 configures the buffer with a gain of 0.7.

Calculate the ADC output (ADC<sub>OUT</sub>) as follows:

$$ADC_{OUT} = 8192 - (((2 \times TIA\_VREF - 2 \times I_{INPUT\_TIA} \times R_F - 1.8 \text{ V})/146 \,\mu\text{V/LSB}) \times Buffer Gain)$$
 (3)

where:

*TIA\_VREF* is the internal voltage reference signal for the TIA (the default value is 1.265 V).

 $I_{INPUT\_TIA}$  is the input current to the TIA.

R<sub>F</sub> is the TIA feedback resistor.

*Buffer Gain* is either 0.7 or 1 based on the setting of CHx\_TRIM\_INT\_x.

Equation 3 is an approximation and does not account for internal offsets and gain errors. The calculation also assumes that the ADC offset registers are set to 0.

Configuring one time slot in TIA ADC mode is useful for monitoring ambient and pulsed signals at the same time. The ambient signal is monitored during the time slot configured for TIA ADC mode, while the pulsed signal, with the ambient signal rejected, is monitored in the time slot configured for measuring the desired LED pulsed signal.

# PROTECTING AGAINST TIA SATURATION IN NORMAL OPERATION

One concern when operating in high light conditions, especially with larger photodiodes, is that the TIA stage may become saturated while the ADPD4100/ADPD4101 continue to communicate data. The resulting saturation is not typical. The TIA, based on its settings, can only handle a certain level of photodiode current. Based on the way the ADPD4100/ADPD4101 are configured, if there is a current level from the photodiode that is larger than the TIA can handle, the TIA output during the LED pulse effectively extends the current pulse, making it wider. The AFE timing is then violated because the positive portion of the BPF output extends into the negative section of the integration window. Thus, the photosignal is subtracted from itself, causing the output signal to decrease when the effective light signal increases.

# Protecting Against TIA Saturation in Normal Operation with TIA ADC Mode

TIA ADC mode monitoring is one of the ways to protect against environments that may cause saturation. To measure the response from the TIA and verify that this stage is not saturating, place the device in TIA ADC mode and slightly modify the timing. Specifically, sweep INTEG\_OFFSET\_x until a maximum is achieved. This procedure aligns the ADC sampling time with the LED pulse to measure the total amount of light falling on the photodetector (for example, background light and LED pulse).

If this minimum value is below 16,384 LSBs, the TIA is not saturated. However, take care, because even if the result is not 16,384 LSBs, operating the device near saturation can quickly result in saturation if light conditions change. A safe operating region is typically at ¾ full scale and lower. The ADC resolution when operating in TIA ADC mode with a buffer gain = 1 is shown in Table 25. These codes are not the same as in modes with the BPF and integrator enabled because the BPF and integrator are not unity-gain elements.

Table 25. ADC Resolution in TIA ADC Mode

TIA Gain (kΩ)	ADC Resolution (nA/LSB)
12.5	5.84
25	2.92
50	1.46
100	0.73
200	0.37

#### Protecting Against TIA Saturation with TIA Ceiling Detection

While the TIA ADC mode monitoring helps to avoid saturation, there may be cases where the voltage at the output terminals of the TIA may exceed the typical operation levels that ensure no current saturation for some amount of time while the actual measurement is in the process. If the current fed into the inputs of the TIA is high enough, it could result in exceeding the typical operating points of TIA depending on the TIA gain and the TIA reference voltage settings. In this case, measurements can be distorted or may not be done. High levels of photodiode current or high levels of ambient current may cause the output voltages of the TIA to go above a limit that is close to saturation.

The ADPD4100/ADPD4101 have a TIA ceiling detection feature that uses voltage comparators at the outputs of the TIA stage to detect whether the TIA output voltage exceeds a certain range. This range ensures the TIA output to be far enough from the ceiling of the total TIA range by some margin. Therefore, if the TIA output voltage exceeds the range even for a small amount of time, the user is informed about the status of voltage at the TIA outputs and can take action to avoid a possible saturation.

Voltage comparators compare the positive and negative output terminals to a certain threshold voltage, which sets the effective TIA output voltage range, and send an output bit indicating whether the TIA output voltage is beyond the range.

To enable this feature, TIA\_CEIL\_DETECT\_EN\_x must be set to 1. Each time slot has its own TIA\_CEIL\_DETECT\_EN\_x bit that can be controlled individually. The feature is turned on for Channel 1, and Channel 2 if Channel 2 is also enabled within the time slot. When the comparators are enabled, the TIA ceiling detection information is latched onto the INT\_TCLN1\_x bits in Register 0x0004 for Channel 1 and INT\_TCLN2\_x bits in Register 0x0005 for Channel 2 separately for each time slot. The interrupt output turns to 1 if either output exceeds the threshold voltage.

Figure 50 illustrates the internal circuitry for TIA ceiling detection.  $V_{\text{TIAO+}}$  and  $V_{\text{TIAO}}$  represent the positive and negative outputs of the TIA, respectively, and  $V_{\text{TH}}$  is the threshold voltage that the TIA output voltages are being compared to.




Figure 50. Schematic of TIA Ceiling Detection Circuit


Due to different TIA reference voltage settings and different TIA gains, different amounts of input current can result in exceeding the threshold. Higher TIA reference voltage (TIA\_VREF) and lower TIA gain increase the input current level at which the TIA output voltage exceeds the threshold voltage and, therefore, increase the range in terms of current.

Table 26 shows the typical input current needed to trigger TIA ceiling detection for different TIA gain and different TIA\_VREF while using 2 µs LED pulses in continuous connect mode.

**Table 26. Typical Input Currents to Trigger TIA Ceiling Detection** 

TIA Gain (kΩ)	Input Current (µA) at TIA VREF = 0.9 V	Input Current (µA) at TIA VREF = 1.3 V
25	21.9	33.6
50	10.6	16.7
100	5.2	8.4
200	2.6	4.2

Figure 51 illustrates the trigger points for TIA ceiling detection with respect to different TIA\_VREF values. Trigger points for different TIA gains can be found in Table 26.



 $Figure~51.~Illustration~of~Trigger~Points~for~TIA~Ceiling~Detection~for~TIA\_VREF = 0.9~V~and~TIA\_VREF = 1.3~V,\\ Points~Marked~by~Black~Crosses~TIA\_VREF = 0.9~V~and~TIA\_VREF =$ 

### ECG MEASUREMENT WITH THE ADPD4100/ADPD4101

The ADPD4100/ADPD4101 can be used for ECG applications with the simple addition of an external RC network consisting of two 500 k $\Omega$  resistors in series with the inputs and a 470 pF capacitor across the inputs, as shown in Figure 52. The electrical equivalent model for an electrode is shown together with the RC circuit, external to the ADPD4100/ADPD4101.

The 500 k $\Omega$  resistors limit the current that can be injected into or pulled from the body in the case of shorted input pins. The 470 pF capacitor serves as the sensing capacitor for the ECG signal. The ECG signal is integrated onto the sensing capacitor. The value of this capacitor is chosen such that an acceptable SNR is achieved and the time constant of the RC network and the electrode skin contact allows sufficient charge accumulation on the sensing capacitor during the sampling period.

The RC network of the 500 k $\Omega$  resistors and the 470 pF capacitor also acts as a low-pass filter, which helps reduce the high frequency noise due to electrode skin contact.

For multilead ECG measurement, each lead requires a separate pair of inputs and the RC network of two 500 k $\Omega$  resistors and the 470 pF capacitor, as shown in Figure 52.




Figure 52. Circuit for Measuring Single-Lead ECG with the ADPD4100/ADPD4101

### Sleep Float Mode

The ADPD4100/ADPD4101 ECG measurement operates in sleep float mode. Sleep float mode allows a robust ECG

measurement regardless of whether low impedance wet electrodes or high impedance dry electrodes are used.

In sleep float mode, the sensing capacitor floats all the time except the charge transfer, accumulating charge from the ECG signal. The accumulated charge is then transferred into the ADPD4100/ADPD4101 during a specified time slot for charge measurement. The device must be configured to float the inputs for the ECG during the preconditioning period and during sleep. The inputs are connected to the external capacitor only during the charge transfer. At all other times, the inputs for the ECG are floating, resulting in a float time of  $1/t_{\rm P}$ , where  $t_{\rm P}$  is the sampling rate of the ADPD4100/ADPD4101. For example, the float time in sleep float mode is  $\sim\!3.3$  ms for the sampling rate of 300 Hz.

An advantage of using sleep float in ECG measurements is the longer charging time for the sensing capacitor. In sleep float mode, charge accumulation on the sensing capacitor happens during the sleep and during all other enabled time slots. The time slot associated with the sleep float mode is only used to transfer the charge from the sensing capacitor to the ADPD4100/ADPD4101 amplifier. Sleep float mode also allows the use of other time slots for different sensor-based applications while ECG is being measured because the sensing capacitor floats regardless of the types of applications that the other time slots enable.

Another advantage of using sleep float mode in ECG measurements is the reduced power consumption and noise. In sleep float mode, while the sensing capacitor is floating, it is disconnected from the amplifier and the amplifier is not powered. Therefore, sleep float mode reduces the power consumption by using the passive charging time to transfer the ECG signal from the body onto the sensing capacitor while the amplifier and all the later stages are powered down. The passive charging process of the sampling capacitor associated with sleep float mode also reduces the noise as the charging process is noise free.

A timing diagram for sleep float mode is shown in Figure 53.

The relevant register settings for sleep float mode are shown in Table 27.




Figure 53. Sleep Float Mode Timing Diagram

Table 27. Relevant Configuration Registers for ECG Measurement Using Sleep Float Mode

	Time Slot A		
Group	Register Address <sup>1</sup>	Bit Field Name	Description
Signal Path Setup	0x0100, Bits[13:12]	SAMPLE_TYPE_x	Leave at the default setting (0) for default sampling mode.
	0x0100, Bits[11:10]	INPUT_R_SELECT_x	Set to 0x0 for 500 $\Omega$ series input resistor.
	0x0101, Bits[8:0]	AFE_PATH_CFG_x	Set to 0x0E6 for TIA, integrator, and ADC. Bypass the BPF.
	0x0101, Bits[15:12]	PRE_WIDTH_x	Set to 0 to skip preconditioning period.
	0x0102, Bits[15:0]	INPxx_x	Set to 0x7 to enable desired inputs connected to Channel 1 as defined in PAIRxx.
	0x0103, Bits[4:12]	PRECON_x	Set to 0x0 to float the inputs during preconditioning.
	0x0020, Bits[15:0] INP_SLEEP_xx		Set to 0x0 to float inputs during sleep.
	0x0021, Bits[3:0]	PAIRxx	Set to 1 to configure selected inputs as a differential pair.
	0x0104, Bits[5:0]	TIA_GAIN_CHx_x	Select TIA gain.
	0x0104, Bits[9:8]	AFE_TRIM_VREF_x	Set to 0x2 to set TIA_VREF = 0.9 V.
Float Mode	0x0107, Bits[15:8]	NUM_INT_x	Set to 1 for a single integration per group of ADC conversions.
Configuration	0x0107, Bits[7:0]	NUM_REPEAT_x	Number of sequence repeats.
	0x0108, Bits[13:12]	MOD_TYPE_x	Set to 0x1 for float type operation.
	0x0108, Bits[9:0]	MIN_PERIOD_x	Set to 0. Minimum period is not applicable to sleep float mode with a single integration.
	0x010A, Bits[4:0]	INTEG_WIDTH_x	Integration time in $\mu$ s. Set to MOD_WIDTH_x + 1.
	0x010A, Bits[10:8], Bits[14:12]	CHx_AMP_DISABLE_x	Set 0x010A, Bit 9 to 1 to power down BPF for Channel 1, Bit 13 to 1 to power down BPF for Channel 2 if Channel 2 is enabled.
	0x010B, Bits[12:0]	INTEG_OFFSET_x	Integration sequence start time. Set to (MOD_OFFSET_x – INTEG_WIDTH_x – 250 ns).
	0x010C, Bits[15:8]	MOD_WIDTH_x	Sets width of connect pulse in 1 $\mu$ s increments. MOD_WIDTH_x $\times$ NUM_REPEAT_x determines the time to transfer the charge from the external capacitor. Set MOD_WIDTH_x $\times$ NUM_REPEAT_x to approximately three time constants based on the time constant created between the external capacitor and the series input resistor (500 $\Omega$ or 6500 $\Omega$ based on setting of INPUT_R_SELECT_x).
	0x010C, Bits[7:0]	MOD_OFFSET_x	Sets start time of first connect pulse in 1 $\mu$ s increments. Set to INTEG_WIDTH_x + 3.

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE\_TYPE\_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160. and so on.

#### Sleep Float Mode with Multiple Charge Transfers

In ECG measurement, there can be a dc offset voltage on the order of tens or hundreds of millivolts or even greater when the electrode skin contact impedance is high and/or the electrodes are made of different materials with large half cell potential mismatch. The dc offset voltage uses a significant amount of the dynamic range available for the ECG measurement. The maximum amount of charge that the ADPD4100/ADPD4101 can accommodate for a single sample is  $\sim\!7.5$  pC with the 200 k $\Omega$  TIA gain setting. The maximum allowable charge per sample scales inversely with the gain of the TIA. The presence of a large dc offset voltage creates excess charge on the sensing capacitor, which can saturate the input to the ADC. For example, 100 mV of dc offset voltage adds an additional 47 pC of charge to the 470 pF capacitor.

To accommodate the dc offset voltage without reducing the size of the sensing capacitor, the recommendation is to reduce the TIA gain to 50 k $\Omega$  or 100 k $\Omega$ , and to transfer the accumulated charge in multiple short pulses. For example, to transfer 47 pC of charge from the sensing capacitor to the integrator, the TIA gain of 50 k $\Omega$  can accommodate 30 pC of charge per sample. Setting  $R_{\rm IN} = 6.5 \text{ k}\Omega$  limits the rate of charge transfer into the TIA with an RC time constant of  $2 \times 6.5 \text{ k}\Omega \times 470 \text{ pF} = 6.1 \text{ µs}$ . Using multiple short modulation pulses, which can be as short as 1 µs, allows a smaller percentage of the overall charge to be transferred and integrated per pulse to avoid saturating the TIA. Multiple transfer cycles are then used to fully discharge the sensing capacitor. The ADPD4100/ADPD4101 automatically sum the results of the transfer cycles and report the total charge. The timing for this mode is the same as shown in Figure 53 except the device is set up for multiple modulation pulses.

### **Recommended Configurations for ECG Measurement**

#ADPD4100 ECG Measurement with small DC

The following is one of the recommended configurations for ECG measurement if the dc offset voltage ( $V_{DC}$ , see Figure 52) is negligible or low, less than  $\pm 30$  mV.

```
offset

0009 0080 # 32MHz oscillator trim

000B 02B2 # 1MHz oscillator trim

000D 0D05 # Sampling rate 300 Hz

000F 0006 # 1MHz low frequency oscillator

0010 0000 # Timeslot A enabled

0020 2220 # Float input 1&2 during sleep

0021 0001 # IN1/IN2 configured as a differential pair
```

```
# Timeslot configuration #
```

```
\#\#\# Timeslot A - Sleep float mode ECG with multiple charge transfers
```

```
0100 0000 # Input resistor 500 \Omega 0101 00E6 # skip preconditioning, bandpass filter bypassed
```

```
0102 0007 \ \mbox{\# IN1\&IN2} differential pair to channel 1
```

```
0103 0000 # float during preconditioning
```

```
0104 02C1  # TIA gain 100k, Vref = 0.88V
0105 0000  # LEDs off
```

```
010B 01A0 # Integrator pulse timing offset
```

```
010C 0210 # Modulation pulse width and offset
```

```
010D 0000 \# Chopping mode disabled
```

```
010E 0000 # no ADC offset
```

```
0110 0003 # Configure number of bytes written to the registers
```

If the dc offset voltage is large, use the following recommended configuration, which can handle up to  $\pm 450$  mV of dc offset voltage. There are only three register setting changes, and the rest is the same as the previous configuration. The input resistor is changed to 6500  $\Omega$  by setting INPUT\_R\_SELECT\_x to 1, TIA gain is reduced to 25  $k\Omega$  by setting TIA\_GAIN\_CH1\_x to 3, and the number of modulation pulses is increased to 12 by setting NUM\_REPEAT\_x to 12.

```
#ADPD4100 ECG Measurement with high DC
offset
0009 0080
          # 32MHz oscillator trim
000B 02B2
          # 1MHz oscillator trim
000D 0D05
          # Sampling rate 300 Hz
000F 0006
          # 1MHz low frequency oscillator
0010 0000
           # Timeslot A enabled
0020 2220
           # Float inputs 1&2 during sleep
0021 0001
           # IN1/IN2 configured as a
differential pair
# Timeslot configuration #
### Timeslot A - Sleep float mode ECG with
multiple charge transfers
0100 0400 # Input resistor 6500 \Omega
0101 00E6 # skip preconditioning,
bandpass filter bypassed
0102 0007
           # IN1&IN2 differential pair to
channel 1
0103 0000
          # float during preconditioning
0104 02C3
          # TIA gain 25k, Vref = 0.88V
0105 0000
           # LEDs off
           # LEDs off
0106 0000
0107 010C
           # 12 pulses
0108 1000 # float mode, minimum period
010A 0203 # Integrator pulse width,
bandpass filter powered down
010B 01A0
           # Integrator pulse timing
offset
010C 0210
           # Modulation pulse width and
offset
010D 0000
           # Chopping mode disabled
010E 0000
           # no ADC offset
010F 0000
           # no ADC offset
0110 0003
           # Configure number of bytes
written to the registers
```

To account for the cases where dc offset voltage is moderate, different configurations can be utilized. In general, higher dc offset voltage cases require low TIA gain and 6500  $\Omega$  input resistor selection, whereas lower dc offset voltage cases can use higher TIA gain and 500  $\Omega$  input resistor selection to achieve the lowest noise performance. In addition, NUM\_REPEAT\_x can be increased to allow the full discharge of the sampling capacitor. Table 28 summarizes the relevant registers for handling different dc offset voltage levels.

### Improving SNR with Integrator Chopping in ECG Measurements

Integrator chopping can also improve SNR in ECG measurements with the sleep float mode by eliminating low frequency noise content. The procedure to enable integrator chop mode is the same as explained previously in the Improving SNR Using Integrator Chopping section. However, ECG measurements with integrator chopping require additional considerations. The sign of the dc offset voltages in Figure 52 can be positive or negative. When the sign of the net dc offset voltage is negative, integrator chop mode can result in clipping of the ECG signal. To prevent clipping of the ECG signal, lit data must be used. Figure 23 shows the datapath. In Figure 23, lit and dark values can be optionally written to FIFO. This option allows the use of negative signal values by writing both lit and dark values to the FIFO, and the user can perform a signed subtract in external processing of the data to calculate the signal value. Therefore, integrator chopping can be used regardless of the sign of net dc offset voltage.

#### **Lead Off Detection**

To perform a lead off detection measurement, the ADPD4100/ADPD4101 measure the impedance of the electrode skin contacts to determine whether one or more of the electrodes are not making contact with the skin. Lead off measurement can be performed in two different ways based on the number of electrodes used.

### Three-Electrode Lead Off Measurement

The three-electrode configuration requires a third electrode connected to an unused VCx pin to provide a stimulus to the body. The RC network of the ECG measurement is bypassed by wiring the electrodes directly to a separate set of inputs through  $25~k\Omega$  resistors. The response from the stimulus is measured from this separate set of inputs. Three-electrode lead off measurement is capable of determining which electrode is loose or has lost the contact with the skin. Figure 54 shows the circuit for the three-electrode lead off detection measurement.  $R_{\text{BODY}}$  is the resistance of the body.




Figure 54. Circuit Used for Three-Electrode Lead Off Detection Measurement

ECG and three-electrode lead off detection are measured as follows:

- 1. ECG is measured in Time Slot A as defined in the ECG Measurement with the ADPD4100/ADPD4101 section.
- 2. Lead off detection of the ECG electrodes is taken in Time Slot B by making simultaneous single-ended impedance measurements of ECG Electrode 1 (E1) and Electrode 2 (E2) into Channel 1 and Channel 2, respectively.

When both ECG electrodes, E1 and E2, are making contact with the skin during the measurement, an ECG signal is visible. The impedance measurements of the E1 and E2 electrodes have some readout indicating that contact is being made with the skin and current is flowing into the ADPD4100/ADPD4101 through the body of low impedance when the stimulus is applied. When either ECG electrode stops making contact with the skin or is loose, there is no ECG signal in the acquired trace. When contact between both electrodes and the skin is restored, the ECG signal appears immediately. Because two inputs and two channels are allocated to detect leadoff condition for two electrodes, this measurement method can determine if one electrode loses contact with skin or both electrodes lose contact. This measurement can also detect which one of the electrodes loses contact.

Figure 55 illustrates a representation of ADC output changes in different cases for leadoff condition. In Figure 55, before Time t<sub>A</sub>, both ECG electrodes make contact with the skin. At Time t<sub>A</sub>, E1 is disconnected from the skin. The time between t<sub>A</sub> and t<sub>B</sub> shows the case where only E1 is disconnected from the skin. At Time t<sub>B</sub>, E1 starts to make contact with skin and output of the two channels go to their initial levels. At Time tc, only E2 is disconnected from the skin and it stays disconnected until Time t<sub>D</sub>. At Time t<sub>E</sub>, E2 starts making contact with the skin again. At Time t<sub>E</sub>, both E1 and E2 are disconnected from the skin, and they stay disconnected until Time t<sub>F</sub>. At Time t<sub>F</sub>, both E1 and E2 start making contact with the skin. Therefore, lead off condition is detected in all electrode connection cases, and three-electrode lead off measurement detects and distinguishes all the different cases. The level of actual ADC outputs associated with Channel 1 and Channel 2 may differ because the type and placement of the electrodes may be different in each case, and RBODY differs from person to person, which affects the amount of current that each channel receives.




Figure 55. Graph of Three-Electrode Lead Off Measurement

Table 28. Relevant Register Settings to Handle Different DC Offset Voltage Levels in ECG Measurements

Time Slot A Register Address <sup>1</sup>	Bit Field Name	Description
0x0100, Bits[11:10]	INPUT_R_SELECT_x	Set to 0x0 for 500 $\Omega$ series input resistor. Set to 0x1 for 6500 $\Omega$ series input resistor.
0x0104, Bits[5:0]	TIA_GAIN_CHx_x	Select TIA gain.
0x0107, Bits[7:0]	NUM_REPEAT_x	Number of sequence repeats.

<sup>&</sup>lt;sup>1</sup> This is the Time Slot A register address. Add 0x020 for the identical register address for each subsequent time slot. For example, Register 0x0100 is the location for SAMPLE\_TYPE\_A. For Time Slot B, this register is at Address 0x0120. For Time Slot C, this register is at Address 0x0140. For Time Slot D, this register is at Address 0x0160. and so on.

The following configuration enables low dc offset ECG measurement in Time Slot A and three-electrode lead off detection in Time Slot B:

```
# ADPD4100 ECG Measurement with small DC
offset in Timeslot A and Three-Electrode
Lead-Off Measurement in Timeslot B
0009 0080 # 32MHz oscillator trim
000B 02B2 # 1MHz oscillator trim
000D 0D05
           # Sampling rate 300 Hz
           # 1MHz low frequency oscillator
000F 0006
0010 0100
           # Timeslot A and B enabled
0020 2200
           # Float input 1&2 and 3&4
during sleep
0021 0001 \# IN1/IN2 configured as a
differential pair
```

```
# Timeslot configuration #
# ADPD4100 ECG Measurement with small DC
offset
0100 0000 \# Input resistor 500 \Omega
0101 00E6 # skip preconditioning,
bandpass filter bypassed
0102 0007
           # IN1&IN2 differential pair to
channel 1
0103 0000
           # float during preconditioning
           # TIA gain 100k, TIA VREF =
0104 02C1
0.88V
0105 0000
           # LEDs off
0106 0000
           # LEDs off
0107 0102
           # 2 pulses
          # float mode, minimum period
0108 1000
010A 0203
          # Integrator pulse width,
bandpass filter powered down
```

010B 01A0 # Integrator pulse timing

# no ADC offset

010F 0000 # no ADC offset

# Modulation pulse width and

# Chopping mode disabled

offset

offset.

010C 0210

010D 0000

010E 0000

```
0110 0003 # Configure number of bytes
written to the registers
# Timeslot B - Three-Electrode Lead-Off
Detection on IN3/4
```

```
Detection on IN3/4
0120 4000
             # CH2 active
0121 40DA
             # 8 µs preconditioning, TIA-
BPF-INT-ADC
0122 0050
             # IN3 to CH1, IN4 to CH2
             # Precondition to TIA_VREF,
0123 5A45
pulse VC2 VREF by 215 mV
0124 E212
             # 50k TIA GAIN both channels,
TIA VREF=0.88V
0125 0000
             # LEDs off
0126 0000
             # LEDs off
0127 0110
             # 16 pulses, single
integration
0128 0000
             # continuous TIA connection
012A 0003
             # Integrator pulse width
012B 0216
             # Integrator pulse timing
offset
012C 0210
             # Modulation pulse width and
offset
012D 0000
             # Integrator chopping off
012E 0000
             # No ADC Offset
             # No ADC Offset
012F 0000
             # Configure number of bytes
0130 0003
written to the registers
```

#### **Two-Electrode Lead Off Measurement**

This measurement method can detect the lead off condition without requiring a third electrode at the expense of not being able to differentiate if one electrode or both electrodes have lost contact with skin. Two-electrode lead off measurement is useful in cases where either a separate electrode is not available, a smaller form factor with less components is desired, or the power requirement is tighter because power consumption of two-electrode lead off measurement is lower. In two-electrode lead off measurement, the stimulus from an unused VCx pin to the body can be provided through one of the ECG electrodes. Only one separate input is used to detect the lead off condition through the impedance measurement.

Data Sheet ADPD4100/ADPD4101

Figure 56 shows a circuit that can be used for the two-electrode lead off detection measurement.  $R_{\text{BODY}}$  is the resistance of the body.




Figure 56. Circuit Used for Two-Electrode Lead Off Detection Measurement

ECG and two-electrode lead off detection are measured as follows:

- 1. ECG is measured in Time Slot A as defined in the ECG Measurement with the ADPD4100/ADPD4101 section.
- Lead off detection of the ECG electrodes is taken in Time Slot B by making a single-ended measurement for impedance between the E1 and E2 ECG electrodes into Channel 1, as shown in Figure 56.

When the ECG electrodes are making contact with the skin during the measurement, an ECG signal and a value for the impedance measurement indicating that some current is flowing through R<sub>BODY</sub> are visible. When either electrode stops making contact with the skin, there is no ECG signal, and a much smaller value at the ADC output is observed for the impedance measurement indicating that there is no current flowing through the low impedance R<sub>BODY</sub>. When both electrode skin contacts are restored, the ECG signal appears immediately. Because only one input and one channel are allocated to detect lead off condition for two electrodes, the impedance measurement shows a much smaller value when either electrode loses contact with skin and, thus, it is a common indicator for both electrodes.

Figure 57 illustrates a representation of ADC output changes in different cases. Before Time  $t_A$ , both ECG electrodes make contact with the skin. At Time  $t_A$ , only E1 is disconnected from the skin. At Time  $t_B$ , it starts to make contact with the skin again and both electrodes make contact until  $t_C$ . At  $t_C$ , only E2 is disconnected from the skin and it stays disconnected until  $t_D$ . At  $t_D$ , E2 starts making contact with the skin again, and they stay connected until  $t_B$ . At  $t_B$ , both electrodes are disconnected. At  $t_B$ , both electrodes start making contact again. Therefore, lead off detection measurement can be achieved for all cases, and lead off condition is represented by lower ADC output for the impedance measurement.




Figure 57. Graph of Two-Electrode Lead Off Measurement

The following configuration enables low dc offset ECG measurement in Time Slot A and two-electrode lead off detection in Time Slot B:

# ADPD4100 ECG Measurement with small DC

```
offset in Timeslot A and Two-Electrode
Lead-Off Measurement in Timeslot B
0009 0080
           # 32MHz oscillator trim
000B 02B2
           # 1MHz oscillator trim
000D 0D05
           # Sampling rate 300 Hz
000F 0006
           # 1MHz low frequency oscillator
0010 0100
           # Timeslot A and B enabled
0020 2200
           # Float input 1&2 and 3&4
during sleep
0021 0001
           # IN1/IN2 configured as a
differential pair
# Timeslot configuration #
# ADPD4100 ECG Measurement with small DC
offset
0100 0000
           # Input resistor 500 \Omega
           # skip preconditioning,
0101 00E6
bandpass filter bypassed
0102 0007
           # IN1&IN2 differential pair to
channel 1
0103 0000
           # float during preconditioning
           # TIA gain 100k\Omega, TIA_VREF =
0104 02C1
0.88V
0105 0000
           # LEDs off
           # LEDs off
0106 0000
0107 0102
           # 2 pulses
0108 1000
           # float mode, minimum period
           # Integrator pulse width,
010A 0203
bandpass filter powered down
010B 01A0
           # Integrator pulse timing
offset
010C 0210
           # Modulation pulse width and
offset
```

# Chopping mode disabled

# no ADC offset
# no ADC offset

010D 0000

010E 0000

010F 0000

0110 0003 # Configure number of bytes	0126 0000 # LEDs off
written to the registers	0127 0110 # 16 pulses, single integration
# Timeslot B - Two-Electrode Lead-Off	0128 0000 # continuous TIA connection
Detection on IN3	012A 0003 # Integrator pulse width
0120 0000  # 1 channel enabled	012B 0216 # Integrator pulse timing
0121 40DA # 8us precondition, TIA-BPF-	offset
INT-ADC	012C 0210  # Modulation pulse width and
0122 0010 # IN3 to CH1, IN4	offset
disconnected	012D 0000 # Integrator chopping off
0123 5A45 # Precondition to TIA_VREF,	012E 0000 # No ADC Offset
pulse VC2_VREF by 215 mV	012F 0000 # No ADC Offset
0124 E212  # 50 k $\Omega$ TIA GAIN both channels, TIA_VREF=0.88V	0130 0003 # Configure number of bytes written to the registers
0125 0000 # LEDs off	wifeten to the regioters

Data Sheet ADPD4100/ADPD4101

### **REGISTER MAP**

Table 29. ADPD4100 Register Map Summary

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
0x0000	FIFO_ STATUS	[15:8]	CLEAR_FIFO	INT_FIFO_ UFLOW	INT_FIFO_ OFLOW	Res	erved	FIFO_	BYTE_COUI	NT[10:8]	0x0000	R/W
		[7:0]		FIFO_BYTE_COUNT[7:0]								
0x0001	INT_ STATUS_	[15:8]	INT_FIFO_TH		Reserved		INT_ DATA_L	INT_ DATA_K	INT_ DATA_J	INT_ DATA_I	0x0000	R/W
	DATA	[7:0]	INT_DATA_H	INT_DATA_G	INT_ DATA_F	INT_ DATA_E	INT_ DATA_D	INT_ DATA_C	INT_ DATA_B	INT_ DATA_A		
0x0002	INT_ STATUS_	[15:8]		Rese	rved		INT_LEV0_L	INT_ LEV0_K	INT_ LEV0_J	INT_ LEV0_I	0x0000	R/W
	LEV0	[7:0]	INT_LEV0_H	INT_LEV0_G	INT_ LEV0_F	INT_LEVO_E	INT_LEV0_D	INT_ LEV0_C	INT_ LEV0_B	INT_ LEVO_A		
0x0003	INT_ STATUS_	[15:8]		Rese	rved		INT_LEV1_L	INT_ LEV1_K	INT_ LEV1_J	INT_ LEV1_I	0x0000	R/W
	LEV1	[7:0]	INT_LEV1_H	INT_LEV1_G	INT_ LEV1_F	INT_LEV1_E	INT_LEV1_D	INT_ LEV1_C	INT_ LEV1_B	INT_ LEV1_A		
0x0004	INT_ STATUS_TC1	[15:8]		Rese	rved		INT_TCLN1_L	INT_ TCLN1_K	INT_ TCLN1_J	INT_ TCLN1_I	_l	R/W
		[7:0]	INT_ TCLN1_H	INT_ TCLN1_G	INT_ TCLN1_F	INT_ TCLN1_E	INT_ TCLN1_D	INT_ TCLN1_C	INT_ TCLN1_B	INT_ TCLN1_A		
0x0005	INT_ STATUS_TC2	[15:8]		Rese	rved		INT_TCLN2_L	INT_ TCLN2_K	INT_ TCLN2_J	INT_ TCLN2_I	0x0000	R/W
		[7:0]	INT_ TCLN2_H	INT_ TCLN2_G	INT_ TCLN2_F	INT_ TCLN2_E	INT_ TCLN2_D	INT_ TCLN2_C	INT_ TCLN2_B	INT_ TCLN2_A		
0x0006	FIFO_TH	[15:8]			Rese	rved			FIFO.	_TH[9:8]	0x0000	R/W
		[7:0]				FIFO_TH	I[7:0]					
0x0007	INT_ACLEAR	[15:8]	INT_ACLEAR_ FIFO		Reserved		INT_ ACLEAR_ DATA_L	INT_ ACLEAR_ DATA_K	INT_ ACLEAR_ DATA_J	INT_ ACLEAR_ DATA_I	0x8FFF	R/W
		[7:0]	INT_ACLEAR_ DATA_H	INT_ ACLEAR_ DATA_G	INT_ ACLEAR_ DATA_F	INT_ ACLEAR_ DATA_E	INT_ ACLEAR_ DATA_D	INT_ ACLEAR_ DATA_C	INT_ ACLEAR_ DATA_B	INT_ ACLEAR_ DATA_A		
0x0008	CHIP_ID	[15:8]			_	Version		_	_	_	0x02C2	R
		[7:0]				CHIP_	ID				1	
0x0009	OSC32M	[15:8]				Reserv	ed				0x0080	R/W
		[7:0]			(	DSC_32M_FRE	Q_ADJ[7:0]					
0x000A	OSC32M_ CAL	[15:8]	OSC_32M_ CAL_START			OSC_321	N_CAL_COUN	T[14:8]			0x0000	R/W
		[7:0]			0:	SC_32M_CAL_	COUNT[7:0]					
0x000B	OSC1M	[15:8]			Reserved			CLK_CAL_ ENA		M_FREQ_ )J[9:8]	0x02B2	R/W
		[7:0]		OSC_1M_FREQ_ADJ[7:0]								
0x000C	OSC32K	[15:8]	CAPTURE_ TIMESTAMP								0x0012	R/W
		[7:0]	Reserved OSC_32K_ADJUST[5:0]									
0x000D	TS_FREQ	[15:8]		TIMESLOT_PERIOD_L[15:8]						0x2710	R/W	
		[7:0]			1	TIMESLOT_PEF						R/W
0x000E	TS_FREQH	[15:8]	<u> </u>	T		Reserv					0x0000	
	S) (C CT)	[7:0]	Reserved			OT_PERIOD_F	1[6:0]		0.00014.03		2 24	
0x000F	SYS_CTL	[15:8] [7:0]	SW_RESET  ALT_CLK_	GPIO[1:0]		Reserved Reserved		LFOSC_	OSC_	OCKS[1:0]	0x0000	R/W
0.0010	ODMODE	[15:0]	1	Da	arod			SEL	1M_EN	32K_EN	0,0000	DAM
0x0010	OPMODE	[15:8] [7:0]	1	Rese	vea	Reserved		TIMESLO	I_EIN[3:U]	OP_MODE	0x0000	R/W
0x0011	STAMP_L	[15:8]	+		TII	MESTAMP_CO	IINT   [15.Q]			OF_INIODE	0x0000	R
0,00011	21VIAIL_F	[7:0]	+			IMESTAMP_CO					0,0000	11
		[7.0]			1.1	IIAIFO I VIAIL CO	JOIN1_L[/.U]					

_			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg Name		Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
0x0012	STAMP_H	[15:8] [7:0]				MESTAMP_CC	OUNT_H[15:8]				0x0000	R
0x0013	STAMPDELTA						T_DELTA[15:8	t1			0x0000	R
0,0013	STAWN DEETA	[7:0]					OT DELTA[7:0				00000	.,
0x0014	INT_ENABLE_ XD	[15:8]	INTX_EN_ FIFO_TH	INTX_EN_ FIFO_ UFLOW	INTX_EN_ FIFO_ OFLOW	Reserved	INTX_EN_ DATA_L	INTX_EN_ DATA_K	INTX_EN_ DATA_J	INTX_EN_ DATA_I	0x0000	R/W
		[7:0]	INTX_EN_ DATA_H	INTX_EN_ DATA_G	INTX_EN_ DATA_F	INTX_EN_ DATA_E	INTX_EN_ DATA_D	INTX_EN_ DATA_C	INTX_EN_ DATA_B	INTX_EN_ DATA_A	_	
0x0015	INT_ENABLE_ YD	[15:8]	INTY_EN_ FIFO_TH	INTY_EN_ FIFO_ UFLOW	INTY_EN_ FIFO_ OFLOW	Reserved	INTY_EN_ DATA_L	INTY_EN_ DATA_K	INTY_EN_ DATA_J	INTY_EN_ DATA_I	0x0000	R/W
		[7:0]	INTY_EN_ DATA_H	INTY_EN_ DATA_G	INTY_EN_ DATA_F	INTY_EN_ DATA_E	INTY_EN_ DATA_D	INTY_EN_ DATA_C	INTY_EN_ DATA_B	INTY_EN_ DATA_A		
0x0016	INT_ENABLE_ XL0	[15:8]		Rese			INTX_EN_ LEV0_L	INTX_EN_ LEV0_K	INTX_EN_ LEV0_J	INTX_EN_ LEV0_I	0x0000	R/W
		[7:0]	INTX_EN_ LEV0_H	INTX_EN_ LEV0_G	INTX_EN_ LEV0_F	INTX_EN_ LEV0_E	INTX_EN_ LEV0_D	INTX_EN_ LEV0_C	INTX_EN_ LEV0_B	INTX_EN_ LEV0_A		
0x0017	INT_ENABLE_ XL1	[15:8]			rved	T	INTX_EN_ LEV1_L	INTX_EN_ LEV1_K	INTX_EN_ LEV1_J	INTX_EN_ LEV1_I	0x0000	R/W
	N.T. 5114015	[7:0]	INTX_EN_ LEV1_H	INTX_EN_ LEV1_G	INTX_EN_ LEV1_F	INTX_EN_ LEV1_E	INTX_EN_ LEV1_D	INTX_EN_ LEV1_C	INTX_EN_ LEV1_B	INTX_EN_ LEV1_A		5.044
0x0018	XT1	[15:8]	INITY EN		rved	INITY FAI	TCLN1_L	TCLN1_K	INTX_EN_ TCLN1_J	INTX_EN_ TCLN1_I	0x0000	R/W
00010		[7:0]	INTX_EN_ TCLN1_H	INTX_EN_ TCLN1_G	INTX_EN_ TCLN1_F	INTX_EN_ TCLN1_E	TCLN1_D	TCLN1_C	INTX_EN_ TCLN1_B	INTX_EN_ TCLN1_A	00000	DAM
0x0019	INT_ENABLE_ XT2	[15:8]	INITY FAI		rved	INTV FN	INTX_EN_ TCLN2_L	TCLN2_K	INTX_EN_ TCLN2_J	INTX_EN_ TCLN2_I	0x0000	R/W
		[7:0]	INTX_EN_ TCLN2_H	INTX_EN_ TCLN2_G	INTX_EN_ TCLN2_F	INTX_EN_ TCLN2_E	INTX_EN_ TCLN2_D	INTX_EN_ TCLN2_C	INTX_EN_ TCLN2_B	INTX_EN_ TCLN2_A		
0x001A	INT_ENABLE_ YL0	[15:8]		Rese	rved		INTY_EN_ LEV0_L	INTY_EN_ LEV0_K	INTY_EN_ LEV0_J	INTY_EN_ LEV0_I	0x0000	R/W
		[7:0]	INTY_EN_ LEV0_H	INTY_EN_ LEV0_G	INTY_EN_ LEV0_F	INTY_EN_ LEV0_E	INTY_EN_ LEV0_D	INTY_EN_ LEV0_C	INTY_EN_ LEV0_B	INTY_EN_ LEV0_A		
0x001B	INT_ENABLE_ YL1	[15:8]			rved	1	INTY_EN_ LEV1_L	INTY_EN_ LEV1_K	INTY_EN_ LEV1_J	INTY_EN_ LEV1_I	0x0000	R/W
		[7:0]	INTY_EN_ LEV1_H	INTY_EN_ LEV1_G	INTY_EN_ LEV1_F	INTY_EN_ LEV1_E	INTY_EN_ LEV1_D	INTY_EN_ LEV1_C	INTY_EN_ LEV1_B	INTY_EN_ LEV1_A		
0x001C	YT1	[15:8]		Rese		T	INTY_EN_ TCLN1_L	INTY_EN_ TCLN1_K	INTY_EN_ TCLN1_J	INTY_EN_ TCLN1_I	0x0000	R/W
		[7:0]	INTY _EN_ TCLN1_H	INTY _EN_ TCLN1_G	INTY_EN_ TCLN1_F	INTY_EN_ TCLN1_E	INTY_EN_ TCLN1_D	INTY_EN_ TCLN1_C	INTY_EN_ TCLN1_B	INTY_EN_ TCLN1_A		5.044
0x001D	INT_ENABLE_ YT2	[15:8]	INITY EN	Rese	T.	INITY FAI	INTY_EN_ TCLN2_L	INTY_EN_ TCLN2_K	INTY_EN_ TCLN2_J	INTY_EN_ TCLN2_I	0x0000	R/W
0.0015	FIEO	[7:0]	INTY_EN_ TCLN2_H	INTY_EN_ TCLN2_G	INTY_EN_ TCLN2_F	INTY_EN_ TCLN2_E	INTY_EN_ TCLN2_D	INTY_EN_ TCLN2_C	INTY_EN_ TCLN2_B	INTY_EN_ TCLN2_A	0.0000	D.04/
0x001E	FIFO_ STATUS_ BYTES	[15:8]	ENIA	Texas	ENIA	Reserved	ENIA	ENIA	ENIA	ENA_ STAT_TCX	0x0000	R/W
	D1123	[7:0]	ENA_ STAT_TC2	ENA_ STAT_TC1	ENA_ STAT_LX	ENA_ STAT_L1	ENA_ STAT_L0	ENA_ STAT_D2	ENA_ STAT_D1	ENA_ STAT_ SUM		
0x0020	INPUT_SLEEP	[15:8] [7:0]		INP_SLEE			INP_SLEEP_56[3:0] INP_SLEEP_12[3:0]				0x0000	R/W
0x0021	INPUT_CFG	[15:8]	INP_SLEEP_34[3:0] INP_SLEEP_12[3:0]  Reserved					0x0000	R/W			
-		[7:0]	VC2_S	LEEP[1:0]	VC1_S	LEEP[1:0]	PAIR78 PAIR56 PAIR34 PAIR12				1	
0x0022	GPIO_CFG	[15:8]		SLEW[1:0]	GPIO_	DRV[1:0]	GPI	O_PIN_CFG3	[2:0]	GPIO_PIN_ CFG2[2]	0x0000	R/W
		[7:0]		N_CFG2[1:0]	Gl	PIO_PIN_CFG			O_PIN_CFG	0[2:0]		
0x0023	GPIO01	[15:8]	Reserved				SPIOOUT1[6:0				0x0000	R/W
		[7:0]	Reserved			(	SPIOOUT0[6:0]	]				

_			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8						
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W				
0x0024	GPIO23	[15:8]	Reserved				GPIOOUT3[6: GPIOOUT2[6:	-			0x0000	R/W				
0.,0025	CDIO IN	[7:0]	Reserved					U]			0,,0000	R				
0x0025	GPIO_IN	[15:8] [7:0]		Resei	nuod	Reser	vea	CDIO IN	NPUT[3:0]		0x0000	K				
0x0026	GPIO_EXT	[15:8]		resei	rveu	Reserved		GPIO_IIV	1701[5:0]	TS_GPIO_	0x0000	R/W				
0.0020	GFIO_EXT	[13.0]				neserved				SLEEP	0.0000	11// ۷۷				
		[7:0]	TIMESTAMP_ INV	TIMESTAMP _ALWAYS_ EN	TIMESTA	AMP_GPIO[1:0]	Reserved	EXT_ SYNC_EN	EXT_SYN	IC_GPIO[1:0]						
0x002E	DATA_	[15:8]		Resei	rved		HOLD_	HOLD_	HOLD_	HOLD_	0x0000	R/W				
	HOLD_FLAG	[7.0]	HOLD	HOLD	HOLD	HOLD	REGS_L HOLD_	REGS_K	REGS_J	REGS_I						
		[7:0]	HOLD_ REGS_H	HOLD_ REGS_G	HOLD_ REGS_F	HOLD_ REGS_E	REGS_D	HOLD_ REGS_C	HOLD_ REGS_B	HOLD_ REGS_A						
0x002F	FIFO_DATA	[15:8]				FIFO_DA					0x0000	R				
	5_5	[7:0]				FIFO_DA										
0x0030	SIGNAL1_L_A					SIGNAL1_I					0x0000	R				
		[7:0]				SIGNAL1_										
0x0031	SIGNAL1_H_A					SIGNAL1_I					0x0000	R				
		[7:0]				SIGNAL1_										
0x0032	SIGNAL2_L_A	[15:8]				SIGNAL2_I					0x0000	R				
		[7:0]				SIGNAL2_	L_A[7:0]									
0x0033	SIGNAL2_H_A	[15:8]				SIGNAL2_I	H_A[15:8]				0x0000	R				
		[7:0]				SIGNAL2_	H_A[7:0]									
0x0034	DARK1_L_A	[15:8]				DARK1_L	_A[15:8]				0x0000	R				
		[7:0]				DARK1_L	_A[7:0]									
0x0035	DARK1_H_A	[15:8]				DARK1_H	_A[15:8]				0x0000	R				
		[7:0]				DARK1_F	I_A[7:0]									
0x0036	DARK2_L_A	[15:8]				DARK2_L	_A[15:8]				0x0000	R				
		[7:0]				DARK2_L	_A[7:0]									
0x0037	DARK2_H_A	[15:8]				DARK2_H	_A[15:8]				0x0000	R				
		[7:0]				DARK2_F	I_A[7:0]									
0x0038	SIGNAL1_L_B	[15:8]				SIGNAL1_	L_B[15:8]				0x0000	R				
		[7:0]				SIGNAL1_	L_B[7:0]									
0x0039	SIGNAL1_H_B	[15:8]				SIGNAL1_I	H_B[15:8]				0x0000	R				
		[7:0]				SIGNAL1_	H_B[7:0]									
0x003A	SIGNAL2_L_B	[15:8]				SIGNAL2_	L_B[15:8]				0x0000	R				
		[7:0]				SIGNAL2_										
0x003B	SIGNAL2_H_B	[15:8]				SIGNAL2_I					0x0000	R				
		[7:0]				SIGNAL2_										
0x003C	DARK1_L_B	[15:8]				DARK1_L					0x0000	R				
		[7:0]				DARK1_l										
0x003D	DARK1_H_B	[15:8]				DARK1_H					0x0000	R				
	2.421/2.1.2	[7:0]				DARK1_F										
0x003E	DARK2_L_B	[15:8]				DARK2_L					0x0000	R				
0.0025	DARKS II B	[7:0]				DARK2_L					0.0000					
0x003F	DARK2_H_B	[15:8]				DARK2_H					0x0000	R				
0:0040	CICNALL	[7:0]				DARK2_F					00000	_				
0x0040	SIGNAL1_L_C					SIGNAL1_I SIGNAL1_					0x0000	R				
0v0041	SIGNAL 1 H C	[7:0]									0,,0000					
0x0041	SIGNAL1_H_C			SIGNAL1_H_C[15:8] SIGNAL1_H_C[7:0]							0x0000	R				
0x0042	SIGNAL2_L_C	[7:0]									0×0000	R				
UXUU42	SIGNALZ_L_C					SIGNAL2_I					0x0000	lu.				
		[7:0]				SIGNAL2_										
0x0043	SIGNAL2_H_C					SIGNAL2_I					0x0000	R				
		[7:0]	1			SIGNAL2_	H_C[7:0]									

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	R/W
0x0044	DARK1_L_C	[15:8]		l .	<u> </u>	DARK1_L	_C[15:8]				0x0000	R
		[7:0]				DARK1_l	C[7:0]					
0x0045	DARK1_H_C	[15:8]				DARK1_H	_C[15:8]				0x0000	R
		[7:0]				DARK1_H	H_C[7:0]					
0x0046	DARK2_L_C	[15:8]				DARK2_L	_C[15:8]				0x0000	R
		[7:0]				DARK2_I	C[7:0]					
0x0047	DARK2_H_C	[15:8]				DARK2_H	_C[15:8]				0x0000	R
		[7:0]				DARK2_F						
0x0048	SIGNAL1_L_D	[15:8]				SIGNAL1_I					0x0000	R
		[7:0]				SIGNAL1_						
0x0049	SIGNAL1_H_D					SIGNAL1_I					0x0000	R
		[7:0]				SIGNAL1_						
0x004A	SIGNAL2_L_D	[15:8]				SIGNAL2_I					0x0000	R
0.0040	CICNAL 2 II D	[7:0]				SIGNAL2_					0.0000	-
0x004B	SIGNAL2_H_D					SIGNAL2_I					0x0000	R
0.0046	DARKA L B	[7:0]				SIGNAL2_					0.0000	-
0x004C	DARK1_L_D	[15:8]				DARK1_L DARK1_L					0x0000	R
0:-004D	DADKI II D	[7:0]				00000	_					
0x004D	DARK1_H_D	[15:8]				0x0000	R					
00045	DARKS I D	[7:0]				00000	n					
0x004E	DARK2_L_D	[15:8]				DARK2_L					0x0000	R
0.0045	DARKS II D	[7:0]				DARK2_L					0.0000	-
0x004F	DARK2_H_D	[15:8]				DARK2_H					0x0000	R
0.,0050	CICNIAL 1 L F	[7:0]				DARK2_F					0,,0000	n
0x0050	SIGNAL1_L_E					SIGNAL1_					0x0000	R
0.,0051	CICNAL1 II F	[7:0]				SIGNAL1_					0,,0000	D
0x0051	SIGNAL1_H_E					SIGNAL1_I					0x0000	R
0x0052	SIGNAL2_L_E	[7:0]				SIGNAL1_ SIGNAL2_					0x0000	R
0,00032	SIGNALZ_L_L	[7:0]				SIGNAL2_					0,0000	liv.
0x0053	SIGNAL2_H_E					SIGNAL2_I					0x0000	R
0,0000	SIGIVALZ_II_L	[7:0]				SIGNAL2_					0,0000	11,
0x0054	DARK1_L_E	[15:8]				DARK1_L					0x0000	R
0,00054	D/III(I_L_L	[7:0]				DARK1_L					0,0000	'`
0x0055	DARK1 H E	[15:8]				DARK1_H					0x0000	R
		[7:0]				DARK1_F						
0x0056	DARK2_L_E	[15:8]				DARK2_L					0x0000	R
		[7:0]				DARK2_I						
0x0057	DARK2_H_E	[15:8]				DARK2_H					0x0000	R
		[7:0]				DARK2_H						
0x0058	SIGNAL1_L_F	[15:8]				SIGNAL1_	L_F[15:8]				0x0000	R
		[7:0]				SIGNAL1_	L_F[7:0]					
0x0059	SIGNAL1_H_F	[15:8]				SIGNAL1_I					0x0000	R
		[7:0]				SIGNAL1_	H_F[7:0]					
0x005A	SIGNAL2_L_F	[15:8]				SIGNAL2_	L_F[15:8]				0x0000	R
		[7:0]		SIGNAL2_L_F[7:0]								
0x005B	SIGNAL2_H_F	[15:8]		SIGNAL2_H_F[15:8]								
		[7:0]				SIGNAL2_	H_F[7:0]					
0x005C	DARK1_L_F	[15:8]		DARK1_L_F[15:8]								
		[7:0]				DARK1_I	F[7:0]					
0x005D	DARK1_H_F	[15:8]				DARK1_H	I_F[15:8]				0x0000	R
		[7:0]				DARK1_F	H_F[7:0]					
0x005E	DARK2_L_F	[15:8]				DARK2_L	_F[15:8]				0x0000	R
		[7:0]				DARK2_I	F[7:0]					

_			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 H_F[15:8]	Bit 2	Bit 1	Bit 0	Reset	R/W
0x005F	DARK2_H_F	[15:8] [7:0]	-			DARK2_I					0x0000	R
0x0060	SIGNAL1_L_G						L_G[15:8]				0x0000	R
олоооо	31314/121_2_3	[7:0]					L_G[7:0]				<u> </u>	
0x0061	SIGNAL1_H_G					SIGNAL1_					0x0000	R
		[7:0]				SIGNAL1						
0x0062	SIGNAL2_L_G	[15:8]					L_G[15:8]				0x0000	R
		[7:0]				SIGNAL2	_L_G[7:0]					
0x0063	SIGNAL2_H_G	[15:8]				SIGNAL2_	H_G[15:8]				0x0000	R
		[7:0]				SIGNAL2	_H_G[7:0]					
0x0064	DARK1_L_G	[15:8]				DARK1_I	G[15:8]				0x0000	R
		[7:0]					L_G[7:0]					
0x0065	DARK1_H_G	[15:8]				DARK1_F					0x0000	R
	2.42/2.4.6	[7:0]				DARK1_						
0x0066	DARK2_L_G	[15:8]					G[15:8]				0x0000	R
00067	DADKS II C	[7:0]				DARK2_ DARK2_F	L_G[7:0]				0,,0000	
0x0067	DARK2_H_G	[15:8] [7:0]				0x0000	R					
0x0068	SIGNAL1_L_H	[15:8]				0x0000	R					
000000	SIGNALI_L_H	[7:0]				00000	n					
0x0069	SIGNAL1_H_H					0x0000	R					
0,000	SIGNALI_II_II	[7:0]				0,0000	11					
0x006A	SIGNAL2_L_H						_H_H[7:0] _L_H[15:8]				0x0000	R
OXCOO!	313147122_2_11	[7:0]					_L_H[7:0]				<u> </u>	
0x006B	SIGNAL2_H_H					SIGNAL2					0x0000	R
		[7:0]					H_H[7:0]					
0x006C	DARK1_L_H	[15:8]				DARK1_I	_H[15:8]				0x0000	R
		[7:0]				DARK1_	L_H[7:0]					
0x006D	DARK1_H_H	[15:8]				DARK1_H	H_H[15:8]				0x0000	R
		[7:0]				DARK1_	H_H[7:0]					
0x006E	DARK2_L_H	[15:8]				DARK2_I	_H[15:8]				0x0000	R
		[7:0]					L_H[7:0]					
0x006F	DARK2_H_H	[15:8]				DARK2_I					0x0000	R
		[7:0]				DARK2_						
0x0070	SIGNAL1_L_I	[15:8]					_L_I[15:8]				0x0000	R
	CIGNIAL A LL L	[7:0]					_L_I[7:0]					
0x0071	SIGNAL1_H_I					SIGNAL1					0x0000	R
0x0072	SIGNAL2_L_I	[7:0] [15:8]	-				_H_I[7:0]				0x0000	R
00072	SIGNALZ_L_I	[7:0]					_L_I[15:8] !_L_I[7:0]				00000	ĸ
0x0073	SIGNAL2_H_I	[15:8]					_L_I[7.0] _H_I[15:8]				0x0000	R
0.0073	SIGNALZ_II_I	[7:0]					_H_I[7:0]				0,0000	11
0x0074	DARK1_L_I	[15:8]				DARK1_					0x0000	R
	J	[7:0]				DARK1_						
0x0075	DARK1_H_I	[15:8]				DARK1_					0x0000	R
		[7:0]		DARK1_H_I[7:0]								
0x0076	DARK2_L_I	[15:8]				DARK2_					0x0000	R
		[7:0]					 _LI[7:0]					
0x0077	DARK2_H_I	[15:8]				DARK2_	H_I[15:8]				0x0000	R
		[7:0]		DARK2_H_I[7:0]								
0x0078	SIGNAL1_L_J	[15:8]				SIGNAL1	_L_J[15:8]				0x0000	R
		[7:0]				SIGNAL1	_L_J[7:0]					
0x0079	SIGNAL1_H_J	[15:8]		· ·	- <del></del>	SIGNAL1_	_H_J[15:8]			- <del></del>	0x0000	R
		[7:0]		<u></u>	<u> </u>	SIGNAL1	_H_J[7:0]					

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10		Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
0x007A	SIGNAL2_L_J	[15:8]				SIGNAL2_I					0x0000	R
00070	CICNIAL 2 LL L	[7:0]				SIGNAL2_					00000	
0x007B	SIGNAL2_H_J					SIGNAL2_F					0x0000	R
0,0076	DARK1 I I	[7:0]				SIGNAL2_					0,0000	D
0x007C	DARK1_L_J	[15:8]	+			DARK1_L					0x0000	R
0007D	DARKI II I	[7:0]				DARK1_L					0,,0000	D
0x007D	DARK1_H_J	[15:8]				DARK1_H					0x0000	R
00075	DADKS I I	[7:0]	+			DARK1_F					00000	
0x007E	DARK2_L_J	[15:8]				DARK2_L					0x0000	R
0,0075	DARK2_H_J	[7:0]				DARK2_L					0,0000	R
0x007F	DARKZ_H_J	[15:8] [7:0]				DARK2_H DARK2_F					0x0000	ĸ
0x0080	CICNAL 1 I V					SIGNAL1_L					0,0000	R
0x0080	SIGNAL1_L_K		+								0x0000	ĸ
0x0081	SIGNAL1 H K	[7:0]				SIGNAL1_ SIGNAL1_F					0x0000	R
000001	SIGNALI_H_K	[7:0]	+								000000	n
0x0082	SIGNAL2 L K					SIGNAL1_					0,0000	R
UXUU62	SIGNALZ_L_K					SIGNAL2_L					0x0000	ĸ
0x0083	SIGNAL2 H K	[7:0]		SIGNAL2_L_K[7:0]  SIGNAL2_H_K[15:8]  SIGNAL2_H_K[7:0]  DARK1_L_K[15:8]  DARK1_L_K[7:0]								
UXUU63	SIGNALZ_H_K											
020004	DARK1_L_K	[7:0]										
0x0084	DARKI_L_K	[15:8]	+									
00005	DADKI II K	[7:0]										
0x0085	DARK1_H_K	[15:8]	DARK1_H_K[15:8]  DARK1_H_K[7:0]								0x0000	R
0.0000	DARKS L K	[7:0]	+								0x0000	R
0x0086	DARK2_L_K	[15:8] [7:0]	+	DARK2_L_K[15:8]  DARK2_L_K[7:0]								K
0x0087	DARK2_H_K										0x0000	R
UXUU67	DARKZ_H_K	[15:8] [7:0]				DARK2_H DARK2_H					000000	ĸ
0x0088	SIGNAL1_L_L	[15:8]				SIGNAL1_I					0x0000	R
000000	SIGNAL I_L_L	[7:0]	+			SIGNAL1_					0.00000	11
0x0089	SIGNAL1_H_L	[15:8]				SIGNAL1_F					0x0000	R
0,0000	SIGNALI_II_L	[7:0]				SIGNAL1_I					0,0000	11
0x008A	SIGNAL2_L_L	[15:8]				SIGNAL2_I					0x0000	R
OXOOOA	SIGIVALZ_L_L	[7:0]				SIGNAL2_					0,0000	11
0x008B	SIGNAL2_H_L	[15:8]				SIGNAL2_F					0x0000	R
OXOOOD	SIGNALZ_II_L	[7:0]				SIGNAL2_					0,0000	11
0x008C	DARK1_L_L	[15:8]				DARK1_L					0x0000	R
OXOOOC	D/IIIKI_L_L	[7:0]				DARK1_L					0,0000	
0x008D	DARK1_H_L	[15:8]				DARK1_H					0x0000	R
OXOGOD	D/MMC1_I1_E	[7:0]				DARK1_F					0,0000	
0x008E	DARK2_L_L	[15:8]				DARK2_L					0x0000	R
OXOGGE	D7111112	[7:0]				DARK2_L					Охоооо	
0x008F	DARK2_H_L	[15:8]				DARK2_H					0x0000	R
OXOOOI	D/11112_11_E	[7:0]				DARK2_H					0,0000	
0x00B4	IO ADJUST	[15:8]				Reser					0x0050	R/W
OXOOD	10_/103031	[7:0]	Reserved (set	LOW_	Reserved		1	SLEW[1:0]	SPI_DF	2V[1·∩]	0,0050	11,7
		[,,0]	to 0x0)	IOVDD_EN	(set to 0x		3.1_	_522.07[1.0]	311_51			
0x00B6	I2C_KEY	[15:8]		I2C_KEY_M	ATCH[3:0]			I2C_KE	Y[11:8]		0x0000	R/W
		[7:0]				I2C_KE	Y[7:0]					
0x00B7	I2C_ADDR	[15:8]				I2C_SLAVE_					0x0048	R/W
		[7:0]			I2C	 _SLAVE_ADDR				Reserved	7	
0x0100	TS_CTRL_A	[15:8]	SUBSAMPLE_A	CH2_EN_A		E_TYPE_A[1:0]		_SELECT_A[1:0]	TIMESLOT		0x0000	R/W
			•	1	1							

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
0x0101	TS_PATH_A	[15:8]		PRE_WID	TH_A[3:0]		Res	erved	TS_ GPIO_A	AFE_ PATH_ CFG_A[8]	0x40DA	R/W
		[7:0]				AFE_PATH_C	FG_A[7:0]				1	
0x0102	INPUTS_A	[15:8]		INP78	_A[3:0]			INP56	A[3:0]		0x0000	R/W
	_	[7:0]			A[3:0]			INP12				
0x0103	CATHODE_A	[15:8]	Reserved		PRECON_A[2	2.01	VC2 PU	LSE_A[1:0]		LT_A[1:0]	0x0000	R/W
0,0105	C/IIIODE_/I	[7:0]	VC2_SE			ULSE_A[1:0]	_	LT_A[1:0]		SEL_A[1:0]	ОХОООО	.,,,,
0x0104	AFE_TRIM_A	[15:8]	TIA_CEIL_ DETECT_EN_A	1	1_INT_A[1:0]		M_INT_A[1:0]	VREF_ PULSE_A	AFE_TF	RIM_VREF_ [1:0]	0x03C0	R/W
		[7:0]	VREF_PULSE	VAL A[1:0]	TI	A_GAIN_CH2_	A[2:0]	TIA	GAIN_CH1	A[2:0]		
0x0105	LED_ POW12_A	[15:8]	LED_ DRIVESIDE2_A				CURRENT2_A				0x0000	R/W
		[7:0]	LED_ DRIVESIDE1_A			LED_	CURRENT1_A	(6:0]				
0x0106	LED_ POW34_A	[15:8]	LED_ DRIVESIDE4_A			LED_	CURRENT4_A	\[6:0]			0x0000	R/W
		[7:0]	LED_ DRIVESIDE3_A			LED_	CURRENT3_A	(6:0]				
0x0107	COUNTS_A	[15:8]		NUM_INT_A[7:0]  NUM_REPEAT_A[7:0]								R/W
		[7:0]		NUM_REPEAT_A[7:0]  Reserved MOD_TYPE_A[1:0] Reserved MIN_PERIOD_A[9:8]								
0x0108	PERIOD_A	[15:8]	Rese									R/W
		[7:0]		MIN_PERIOD_A[7:0]  LED WIDTH A[7:0]							1	
0x0109	LED_	[15:8]		LED_WIDTH_A[7:0]								R/W
	PULSE_A	[7:0]		LED_OFFSET_A[7:0]								
0x010A	INTEG_ SETUP_A	[15:8]	SINGLE_ INTEG_A	E_ CH2_AMP_DISABLE_A[2:0]							0x0003	R/W
		[7:0]	ADC_COU	NT_A[1:0]	Reserved		INTE	G_WIDTH_A	[4:0]			
0x010B	INTEG_OS_A	[15:8]		Reserved			INTEG	G_OFFSET_A[	12:8]		0x0214	R/W
		[7:0]				INTEG_OFFS	SET A[7:0]				1	
0x010C	MOD	[15:8]				MOD_WIDT					0x0001	R/W
	PULSE_A	[7:0]				MOD_OFFS						
0x010D	PATTERN_A	[15:8]		LFD DISA	BLE_A[3:0]			MOD_DISA	BLF A[3:0]		0x0000	R/W
0,0102		[7:0]			CT_A[3:0]			REVERSE_IN		<u> </u>		.,,
0x010E	ADC_OFF1_A		Rese		7 (5.0)		_ CH1_ADC_AD			<u> </u>	0x0000	R/W
OXOTOL	ADC_OITI_A		nese	iveu				7.031_A[13.0	l		0,0000	11/ 44
00105	ADC OFF2 A	[7:0]	7500	December		CH1_ADC_AD		NUICT A[12.0]	1		00000	D // //
0x010F	ADC_OFF2_A		ZERO_ ADJUST_A	Reserved		CH2 ADC AD	CH2_ADC_AD	)JUS1_A[13:8			0x0000	R/W
0x0110	DATA	[7:0]		D./			1031_A[7.0]	-	NDV CIZE A	[2.0]	00003	R/W
UXUTTU	FORMAT A	[15:8]			ARK_SHIFT_A				ARK_SIZE_A		0x0003	K/VV
		[7:0]		SIG	NAL_SHIFT_			SIG	NAL_SIZE_	A[2:0]		
0x0111	LIT_DATA_	[15:8]				Reser	ved				0x0000	R/W
	FORMAT_A	[7:0]		L	IT_SHIFT_A[4	4:0]			.IT_SIZE_A[			
0x0112	DECIMATE_A	[15:8]			Reserved			DECIM	ATE_FACTO	DR_A[6:4]	0x0000	R/W
		[7:0]	[	DECIMATE_F	ACTOR_A[3:0	0]		DECIMATE_	TYPE_A[3:0	]		
0x0113	DIGINT_ LIT_A	[15:8]		Reserved LIT_ OFFSET_ A[8]							0x0026	R/W
		[7:0]				LIT_OFFSE	T A[7:0]			2-3	-	
0x0114	DIGINT_	[15:8]				DARK2_OFF					0x2306	R/W
OXO 111	DARK_A	[7:0]	DARK2_ OFFSET_A[0]	DARK1_OFFSET_A[6:0]								
0x0115	THRESH_	[15:8]	Reserved						0x0000	R/W		
3,0113	CFG_A	[7:0]	THRESH1_ THRESH1_ THRESH1_TYPE_A[1:0] THRESH0_ THRESH0_ THRESH0_TYPE_A[1:0] CHAN_A DIR_A						_TYPE_A[1:0]		, **	
0x0116	THRESHO_A	[15:8]	_	Reserved				SH0_SHIFT_A	(4:0]		0x0000	R/W
		[7:0]				THRESH0_VA			2 2		1	
		[۲۰۰۰]					-0/.[/.0]				J	

Pog	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10	Bit 9 Bit 1	Bit 8 Bit 0	Reset	R/W
<b>Reg</b> 0x0117	THRESH1_A	[15:8]	DIL 7	Reserved	DILD	DIL 4		SH1_SHIFT_A	1	DILU	0x0000	R/W
UXU117	ITINESHI_A	[7:0]		neserveu		THRESH1_VA		א_ו זוורנ_ו ווכ	[4.0]		000000	IT/ VV
0x0120	TS_CTRL_B	[15:8]	SUBSAMPLE_E	3 CH2_EN_B	SAMPLE	_TYPE_B[1:0]		ELECT_B[1:0]		ESLOT_	0x0000	R/W
		[7:0]				TIMESLOT_OF	FSFT R[7:0]		OFFSI	ET_B[9:8]	_	
0x0121	TS_PATH_B	[15:8]		PRE_WID		1111123231_01		erved	TS_GPIO_E	B AFE_ PATH_ CFG_B[8]	0x40DA	R/W
		[7:0]				AFE_PATH_0	 CFG_B[7:0]		I			
0x0122	INPUTS_B	[15:8]		INP78_	B[3:0]			INP56_	B[3:0]		0x0000	R/W
		[7:0]		INP34				INP12	B[3:0]			
0x0123	CATHODE_B	[15:8]	Reserved		PRECON_B[	2:0]	VC2_PU	LSE_B[1:0]	VC2_A	LT_B[1:0]	0x0000	R/W
		[7:0]	VC2_SE	L_B[1:0]		ULSE_B[1:0]	VC1_A	LT_B[1:0]	VC1_S	EL_B[1:0]		
0x0124	AFE_TRIM_B	[15:8]	TIA_CEIL_ DETECT_EN_I	CH2_TRIM	I_INT_B[1:0]		/_INT_B[1:0]	VREF_ PULSE_B		_TRIM_ B[1:0]	0x03C0	R/W
		[7:0]	VREF_PULSI	_VAL_B[1:0]	T	A_GAIN_CH2_	B[2:0]		GAIN_CH1			
0x0125	LED_ POW12 B	[15:8]	LED_ DRIVESIDE2_B	·		LED_	CURRENT2_B	[6:0]			0x0000	R/W
	101112_5	[7:0]	LED_ DRIVESIDE1 B			LED_	CURRENT1_B	[6:0]				
0x0126	LED_ POW34 B	[15:8]	LED_ DRIVESIDE4_B	D_ LED_CURRENT4_B[6:0] IVESIDE4_B							0x0000	R/W
	. 51151_5	[7:0]	LED_	DRIVESIDE3_B								
0x0127	COUNTS_B	[15:8]		NUM_INT_B[7:0]							0x0101	R/W
		[7:0]		NUM_REPEAT_B[7:0]								
0x0128	PERIOD B	[15:8]	Rese	Reserved MOD TYPE B[1:0] Reserved MIN PERIOD B[9:8]							0x0000	R/W
		[7:0]				MIN_PERIC	D_B[7:0]					
0x0129	LED_	[15:8]				LED_WIDT	H_B[7:0]				0x0210	R/W
	PULSE_B	[7:0]				LED_OFFSI	T_B[7:0]					
0x012A	INTEG_ SETUP_B	[15:8]	SINGLE_ INTEG_B	CH2_	AMP_DISAB	LE_B[2:0]	AFE_INT_C BUF_B	_ CH1_A	MP_DISABI	_E_B[2:0]	0x0003	R/W
		[7:0]	ADC_COL	JNT_B[1:0]	Reserved		INTE	G_WIDTH_B[	4:0]			
0x012B	INTEG_OS_B	[15:8]		Reserved			INTEC	G_ OFFSET_B[	12:8]		0x0214	R/W
		[7:0]				INTEG_OFFS	SET_B[7:0]					
0x012C	MOD_	[15:8]				MOD_WID	ΓH_B[7:0]				0x0001	R/W
	PULSE_B	[7:0]				MOD_OFFS	ET_B[7:0]					
0x012D	PATTERN_B	[15:8]		LED_DISA				MOD_DISA	BLE_B[3:0]		0x0000	R/W
		[7:0]		SUBTRAC	CT_B[3:0]			REVERSE_IN	TEG_B[3:0]			
0x012E	ADC_OFF1_B	[15:8]	Rese	erved			CH1_ADC_AD	DJUST_B[13:8]			0x0000	R/W
		[7:0]		T		CH1_ADC_AD						
0x012F	ADC_OFF2_B	[15:8]	ZERO_ ADJUST_B	Reserved		ı	CH2_ADC_AD	DJUST_B[13:8]			0x0000	R/W
		[7:0]	CH2_ADC_ADJUST_B[7:0]									
0x0130	DATA_ [15:8] DARK_SHIFT_B[4:0] DARK_SIZE_B[2:0								0x0003	R/W		
	FORMAT_B	[7:0]	SIGNAL_SHIFT_B[4:0] SIGNAL_SIZE_B[2:0]									
0x0131	LIT_DATA_	[15:8]				Reser	ved	T			0x0000	R/W
	FORMAT_B	[7:0]		L	IT_SHIFT_B[4	4:0]		_	IT_SIZE_B[2			
0x0132	DECIMATE_B	[15:8]		DECIMATE E	Reserved	27			ATE_FACTO		0x0000	R/W
0x0133	DIGINT_LIT_B	[7:0] [15:8]		DECIMATE_FACTOR_B[3:0] DECIMATE_TYPE_B[3:0]  Reserved LIT_ OFFSET_ B[8]							0x0026	R/W
		[7:0]	LIT_OFFSET_B[7:0]							$\dashv$		
0x0134	DIGINT_	[15:8]				DARK2_OFF					0x2306	R/W
0.0134	DARK_B	[7:0]	DARK2_				K1_OFFSET_B	[6:0]			0,2300	11/ 11/
			OFFSET_B[0]									

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
0x0135	THRESH_ CFG_B	[15:8]				Reser	ved				0x0000	R/W
		[7:0]	THRESH1_ CHAN_B	THRESH1_ DIR_B	THRESH1	_TYPE_B[1:0]	THRESHO_ CHAN_B	THRESHO_ DIR_B	THRESHO.	_TYPE_ B[1:0]		
0x0136	THRESH0_B	[15:8]		Reserved	-1		THRES	SH0_SHIFT_B	[4:0]		0x0000	R/W
		[7:0]				THRESH0_VA	LUE_B[7:0]					
0x0137	THRESH1_B	[15:8]		Reserved			THRES	SH1_SHIFT_B	[4:0]		0x0000	R/W
		[7:0]				THRESH1_VA	LUE_B[7:0]					
0x0140	TS_CTRL_C	[15:8]	SUBSAMPLE_C	CH2_EN_C	SAMPLE_	TYPE_C[1:0]	INPUT_R_SI	ELECT_C[1:0]		OT_OFFSET_ [9:8]	0x0000	R/W
		[7:0]			1	TIMESLOT_OF	FSET_C[7:0]					
0x0141	TS_PATH_C	[15:8]		PRE_WIDT	ΓH_C[3:0]			erved	TS_ GPIO_C	AFE_PATH _CFG_C[8]	0x40DA	R/W
		[7:0]				AFE_PATH_0	CFG_C[7:0]					
0x0142	INPUTS_C	[15:8]		INP78_	_C[3:0]			INP56_	_C[3:0]		0x0000	R/W
		[7:0]		INP34_	_C[3:0]			INP12_	_C[3:0]			
0x0143	CATHODE_C	[15:8]	Reserved		PRECON_C[2	:0]	VC2_PUL	.SE_C[1:0]	VC2_A	ALT_C[1:0]	0x0000	R/W
		[7:0]	VC2_SE	L_C[1:0]	VC1_PU	JLSE_C[1:0]	VC1_AL	.T_C[1:0]	VC1_9	SEL_C[1:0]		
0x0144	AFE_TRIM_C	[15:8]	TIA_CEIL_ DETECT_EN_C	T_EN_C						0x03C0	R/W	
		[7:0]	VREF_PULSE	_VAL_C[1:0]	TI				GAIN_CH1	_C[2:0]		
0x0145	LED_ POW12_C	[15:8]	LED_ DRIVESIDE2_C	DE2_C LED_CURRENT1_C[6:0]							0x0000	R/W
		[7:0]	LED_ DRIVESIDE1_C	1_C								
0x0146	LED_ POW34_C	[15:8]	LED_ DRIVESIDE4_C	LED_CURRENT4_C[6:0] _C						0x0000	R/W	
		[7:0]	LED_ DRIVESIDE3_C				_CURRENT3_C	[6:0]				
0x0147	COUNTS_C	[15:8]	-			NUM_INT					0x0101	R/W
		[7:0]				NUM_REPE						
0x0148	PERIOD_C	[15:8]	Rese	rved	MOD_I	YPE_C[1:0]		erved	MIN_PE	RIOD_C[9:8]	0x0000	R/W
		[7:0]	+			MIN_PERIC						5.044
0x0149	LED_ PULSE C	[15:8]	-			LED_WIDT					0x0210	R/W
	– .	[7:0]				LED_OFFSI						
0x014A	INTEG_ SETUP_C	[15:8]	SINGLE_ INTEG_C		AMP_DISABL	E_C[2:0]	AFE_INT_C_ BUF_C		MP_DISAB	LE_C[2:0]	0x0003	R/W
0.0140	INITEG OG G	[7:0]	ADC_COU		Reserved			G_WIDTH_C[			0.0014	D 044
0x014B	INTEG_OS_C	[15:8]		Reserved		INITEG OFF		i_OFFSET_C[	12:8]		0x0214	R/W
0:0146	MOD	[7:0]				INTEG_OFFS					00001	DAM
0x014C	MOD_ PULSE_C	[15:8]				MOD_WID					0x0001	R/W
0.0140		[7:0]		LED DICAS	21.5.6(2.6)	MOD_OFFS	EI_C[/:0]	MOD DICA	DI E. 6[2.0]		0.0000	D 044
0x014D	PATTERN_C	[15:8]		LED_DISAE				MOD_DISA			0x0000	R/W
		[7:0]		SUBTRAC	.T_C[3:0]			REVERSE_IN				
0x014E	ADC_OFF1_C		Rese	rved			CH1_ADC_AD	JUST_C[13:8]			0x0000	R/W
		[7:0]		1	(	CH1_ADC_AD						
0x014F	ADC_OFF2_C		ZERO_ ADJUST_C	Reserved CH2_ADC_ADJUST_C[13:8] _C						0x0000	R/W	
		[7:0]		CH2_ADC_ADJUST_C[7:0]							_	
0x0150	DATA_	[15:8]		DARK_SHIFT_C[4:0] DARK_SIZE_C[2:0]						0x0003	R/W	
	FORMAT_C	[7:0]	1	SIGNAL_SHIFT_C[4:0] SIGNAL_SIZE_C[2:0]								
0x0151	LIT_DATA_	[15:8]				Reser	ved				0x0000	R/W
	FORMAT_C	[7:0]	1	Lľ	T_SHIFT_C[4	:0]			IT_SIZE_C[			
0x0152	DECIMATE_C				Reserved		1	_	ATE_FACTO		0x0000	R/W
	l .	[7:0]		DECIMATE_FA	ACTOR C[3:0	1		DECIMATE_	TYPE C[3:0	1		

n-	N	Dir.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	D	B 5	
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W	
0x0153	DIGINT_LIT_C	[15:8]				Reserved				LIT_ OFFSET_ C[8]	0x0026	R/W	
		[7:0]				LIT_OFFSI	T_C[7:0]						
0x0154	DIGINT_ DARK C	[15:8]				DARK2_OFF					0x2306	R/W	
	DAIII_C	[7:0]	DARK2_ OFFSET_C[0]			DAR	K1_OFFSET_C	[6:0]					
0x0155	THRESH	[15:8]				Resei	ved				0x0000	R/W	
0.0133	CFG_C	[7:0]	THRESH1_ CHAN_C	THRESH1_	THRESH1		THRESH0_	THRESHO_	THRESHO_	_TYPE_ C[1:0]			
0x0156	THRESH0_C	[15:8]		Reserved   SH1_   THRESH1_   THRESH1_TYPE_C[1:0]   THRESH0_   THRESH0_   THRESH0_TYPE_C[1:0]   THRESH0_   DIR_C									
		[7:0]		Reserved   THRESH1_   THRESH1_TYPE_C[1:0]   THRESH0_   THRESH0_   THRESH0_TYPE_C[1:0]   THRESH0_SHIFT_C[4:0]									
0x0157	THRESH1_C	[15:8]		N_C   DIR_C   CHAN_C   DIR_C     Reserved   THRESH0_SHIFT_C[4:0]     Reserved   THRESH1_SHIFT_C[4:0]     THRESH1_VALUE_C[7:0]     SAMPLE									
		[7:0]		THRESHO_VALUE_C[7:0]									
0x0160	TS_CTRL_D	[15:8]	SUBSAMPLE_ D	SAMPLE_									
		[7:0]		PRE_WIDTH_D[3:0] Reserved TS_ AFE_ 0 GPIO_D PATH_ CFG_D[8]  AFE_PATH_CFG_D[7:0]									
0x0161	TS_PATH_D	[15:8]		PRE_WIDTH_D[3:0]									
		[7:0]		AFE_PATH_CFG_D[7:0]									
0x0162	INPUTS D	[15:8]		INP78_D[3:0] INP56_D[3:0] 0									
		[7:0]		INP34_D[3:0] INP12_D[3:0]								R/W	
0x0163	CATHODE D	[15:8]	Reserved	Reserved         PRECON_D[2:0]         VC2_PULSE_D[1:0]         VC2_ALT_D[1:0]         0							0x0000	R/W	
0.00.00	G	[7:0]										.,	
0x0164	AFE_TRIM_D	[15:8]	TIA_CEIL_	TIA_CEIL_ CH2_TRIM_INT_D[1:0] CH1_TRIM_INT_D[1:0] VREF_ AFE_TRIM_VREF_ 0x								R/W	
		[7:0]	VREF_PULSI	E_VAL_D[1:0]	TIA	A_GAIN_CH2	_D[2:0]	TIA_	GAIN_CH1_	D[2:0]			
0x0165	LED_ POW12_D	[15:8]	LED_ DRIVESIDE2_D			LED	_CURRENT2_D	0[6:0]			0x0000	R/W	
		[7:0]	LED_ DRIVESIDE1_D	)		LED <sub>-</sub>	_CURRENT1_D	0[6:0]					
0x0166	LED_ POW34_D	[15:8]	LED_ DRIVESIDE4_D	)		LED <sub>.</sub>	_CURRENT4_D	0[6:0]			0x0000	R/W	
		[7:0]	LED_ DRIVESIDE3_D	)		LED <u>.</u>	_CURRENT3_D	0[6:0]					
0x0167	COUNTS_D	[15:8]				NUM_IN	Γ_D[7:0]				0x0101	R/W	
		[7:0]				NUM_REPE							
0x0168	PERIOD_D	[15:8]	Rese	erved	MOD_T	YPE_D[1:0]		erved	MIN_PE	RIOD_D[9:8]	0x0000	R/W	
		[7:0]				MIN_PERIO							
0x0169	LED_	[15:8]				LED_WIDT					0x0210	R/W	
	PULSE_D	[7:0]				LED_OFFS							
0x016A	INTEG_ SETUP_D	[15:8]	SINGLE_ INTEG_D		AMP_DISABL	E_D[2:0]	AFE_INT_C_ BUF_D		MP_DISABI	_E_D[2:0]	0x0003	R/W	
		[7:0]	ADC_COL	JNT_D[1:0]	Reserved			G_WIDTH_D[					
0x016B	INTEG_OS_D	[15:8]		Reserved				G_OFFSET_D[	12:8]		0x0214	R/W	
		[7:0]	INTEG_OFFSET_D[7:0]										
0x016C	MOD_ PULSE_D	[15:8]	MOD_WIDTH_D[7:0] C MOD_OFFSET_D[7:0]							0x0001	R/W		
		[7:0]				MOD_OFFS	SET_D[7:0]						
0x016D	PATTERN_D	[15:8] [7:0]		LED_DISABLE_D[3:0] MOD_DISABLE_D[3:0] 0x SUBTRACT_D[3:0] REVERSE_INTEG_D[3:0]								R/W	
0x016E	ADC_OFF1_D		Reserved CH1_ADC_ADJUST_D[13:8]							0x0000	R/W		
ONGIGE		[7:0]	CH1_ADC_ADJUST_D[7:0]										
ONOTOL	1										0x0000	R/W	
0x016F	ADC_OFF2_D	[15:8]		Neservea			C112_715C_715				oxec c		
	ADC_OFF2_D	[7:0]		Reserved		CH2_ADC_AD							
	ADC_OFF2_D  DATA_ FORMAT_D				ARK_SHIFT_D	CH2_ADC_AD			ARK_SIZE_D	P[2:0]	0x0003	R/W	

**Data Sheet** 

Reg	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	R/W
0x0171	LIT_DATA_	[15:8]				Reserv	/ed				0x0000	R/W
	FORMAT_D	[7:0]		LI	IT_SHIFT_D[4	:0]		L	IT_SIZE_D	[2:0]		
0x0172	DECIMATE_D	[15:8]			Reserved	_		DECIM	ATE_FACT	OR_D[6:4]	0x0000	R/W
	_	[7:0]	C	ECIMATE_F	ACTOR_D[3:0]			DECIMATE_		0]		
0x0173	DIGINT_LIT_D	[15:8]				Reserved				LIT_ OFFSET_ D[8]	0x0026	R/W
		[7:0]				LIT_OFFSE	Γ_D[7:0]					
0x0174	DIGINT_	[15:8]		T_D[0]							0x2306	R/W
	DARK_D	[7:0]	DARK2_ OFFSET_D[0]					[6:0]				
0x0175	THRESH_	[15:8]		D[8]							0x0000	R/W
	CFG_D	[7:0]	THRESH1_ CHAN_D		THRESH1_	_TYPE_D[1:0]	CHAN_D	DIR_D		0_TYPE_D[1:0]		
0x0176	THRESH0_D	[15:8]		Reserved				SH0_SHIFT_D	[4:0]		0x0000	R/W
		[7:0]		Reserved THRESH1_SHIFT_D[4:0]  THRESH1_VALUE_D[7:0]  MPLE_E CH2_EN_E SAMPLE_TYPE_E[1:0] INPUT_R_SELECT_E[1:0] TIMESLOT_OFFSET_ E[9:8]  TIMESLOT_OFFSET_E[7:0]								
0x0177	THRESH1_D	[15:8]		Reserved				SH1_SHIFT_D	[4:0]		0x0000	R/W
		[7:0]		MPLE_E         CH2_EN_E         SAMPLE_TYPE_E[1:0]         INPUT_R_SELECT_E[1:0]         TIMESLOT_OFFSET_ E[9:8]         C           TIMESLOT_OFFSET_E[7:0]           PRE_WIDTH_E[3:0]         Reserved         TS_GPIO_E AFE_PATH C								
0x0180	TS_CTRL_E	[15:8]	SUBSAMPLE_E	CH2_EN_E				ELECT_E[1:0]			0x0000	R/W
		[7:0]		PRE_WIDTH_E[3:0] Reserved TS_GPIO_E AFE_PATH 0								
0x0181	TS_PATH_E	[15:8]		PRE_WID	TH_E[3:0]			erved	TS_GPIO_		0x40DA	R/W
		[7:0]										
0x0182	INPUTS_E	[15:8]								0x0000	R/W	
		[7:0]										
0x0183	CATHODE_E	[15:8]	Reserved							0x0000	R/W	
		[7:0]	VC2_SEL	_E[1:0]	VC1_PU	JLSE_E[1:0]	VC1_AL	.T_E[1:0]	VC1_	SEL_E[1:0]		
0x0184	AFE_TRIM_E	[15:8]	TIA_CEIL_ DETECT_EN_E					PULSE_E	VRI	F_E[1:0]	0x03C0	R/W
		[7:0]	VREF_PULSE	_VAL_E[1:0]	TIA	A_GAIN_CH2_			GAIN_CH	1_E[2:0]		
0x0185	LED_ POW12_E	[15:8]	LED_ DRIVESIDE2_E				CURRENT2_E				0x0000	R/W
0.0106	150	[7:0]	LED_ DRIVESIDE1_E				CURRENT1_E				00000	DAM
0x0186	LED_ POW34_E	[15:8]	LED_ DRIVESIDE4_E				CURRENT4_E				0x0000	R/W
0.0107	COUNTY	[7:0]	LED_ DRIVESIDE3_E				CURRENT3_E	.6:UJ			0.0101	D.044
0x0187	COUNTS_E	[15:8]				NUM_INT					0x0101	R/W
	250100 5	[7:0]				NUM_REPEA						D 011
0x0188	PERIOD_E	[15:8]	Reser	ved	MOD_I	YPE_E[1:0]		erved	MIN_PI	ERIOD_E[9:8]	0x0000	R/W
	. 50 01 11 55 5	[7:0]	-			MIN_PERIO						D 011
0x0189	LED_PULSE_E					LED_WIDT					0x0210	R/W
		[7:0]		ı		LED_OFFSE						
0x018A	INTEG_ SETUP_E	[15:8]	SINGLE_ INTEG_E	_	AMP_DISABL	E_E[2:0]	AFE_INT_ C_BUF_E		MP_DISA	BLE_E[2:0]	0x0003	R/W
		[7:0]	ADC_COU	_COUNT_E[1:0] Reserved INTEG_WIDTH_E[4:0]								
0x018B	INTEG_OS_E	[15:8]							0x0214	R/W		
0.0106	1400	[7:0]		INTEG_OFFSET_E[7:0]						0.0001	D 044	
0x018C	MOD_ PULSE_E	[15:8]							0x0001	R/W		
		[7:0]	-	MOD_OFFSET_E[7:0]								
0x018D	PATTERN_E	[15:8]			BLE_E[3:0]			MOD_DISA			0x0000	R/W
	1	[7:0]		SUBTRAC	CT_E[3:0]			REVERSE_IN		)]		
0x018E	ADC_OFF1_E		Reser	ved			CH1_ADC_AD	JUST_E[13:8]			0x0000	R/W
		[7:0]			(	CH1_ADC_AD	JUST_E[7:0]					

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
0x018F	ADC_OFF2_E	[15:8]	ZERO_ ADJUST_E	Reserved			CH2_ADC_A	DJUST_E[13:8]			0x0000	R/W
		[7:0]				CH2_ADC_AD	JUST_E[7:0]					
0x0190	DATA_	[15:8]		DA	.RK_SHIFT_I	E[4:0]		DA	ARK_SIZE_	E[2:0]	0x0003	R/W
	FORMAT_E	[7:0]		SIGI	NAL_SHIFT_	_E[4:0]		SIG	NAL_SIZE	_E[2:0]		
0x0191	LIT_DATA_	[15:8]				Reser	ved				0x0000	R/W
	FORMAT_E	[7:0]		Reserved								
0x0192	DECIMATE_E	[15:8]		Reserved   DECIMATE_FACTOR_E[6:4]     DECIMATE_FACTOR_E[3:0]   DECIMATE_TYPE_E[3:0]     Reserved   LIT_OFFSET_E[7:0]     DARK2_OFFSET_E[8:1]     2_								R/W
		[7:0]		DECIMATE_F/	ACTOR_E[3:			DECIMATE_	TYPE_E[3:0			
0x0193	DIGINT_LIT_E	[15:8]				Reserved				OFFSET_	0x0026	R/W
		[7:0]				LIT_OFFSE	T_E[7:0]					
0x0194	DIGINT_	[15:8]										R/W
	DARK_E	[7:0]	DARK2_ OFFSET_E[0]			DAR	K1_OFFSET_E	[6:0]				
0x0195	THRESH_	[15:8]		Reserved   THRESH0_ VALUE_E[7:0]								
	CFG_E	[7:0]	THRESH1_ CHAN_E	Coffset_E[8]   Coff								
0x0196	THRESH0_E	[15:8]		C2								
		[7:0]		Reserved   THRESH1_   THRESH1_TYPE_E[1:0]   THRESH0_   THRESH0_TYPE_E[1:0]   THRESH0_   THRESH0_TYPE_E[1:0]   THRESH0_SHIFT_E[4:0]								
0x0197	THRESH1_E	[15:8]		Reserved								R/W
		[7:0]		Reserved								
0x01A0	TS_CTRL_F	[15:8]	SUBSAMPLE_	TIMESLOT_OFFSET_F[7:0]						0x0000	R/W	
		[7:0]				TIMESLOT_OF	FSET_F[7:0]					
0x01A1	TS_PATH_F	[15:8]	PRE_WIDTH_F[3:0] Reserved TS_GPIO_F AFE_PATH							0x40DA	R/W	
		[7:0]				AFE_PATH_0	CFG_F[7:0]					
0x01A2	INPUTS_F	[15:8]									0x0000	R/W
		[7:0]							_F[3:0]			
0x01A3	CATHODE_F	[15:8]	Reserved								0x0000	R/W
0x01A4	AFE_TRIM_F	[7:0] [15:8]	TIA CEIL		VC1_F I_INT_F[1:0]		VC1_A И_INT_F[1:0]	VREF_		SEL_F[1:0]  RIM_VREF_	0x03C0	R/W
UXUTA4	AFE_I KIIVI_F		DETECT_EN_	F				PULSE_F		F[1:0]	UXUSCU	R/W
0.0115	1.50	[7:0]		SE_VAL_F[1:0]		TA_GAIN_CH2			GAIN_CH	I_F[2:0]	0.0000	D 044
0x01A5	LED_ POW12_F	[15:8]	LED_ DRIVESIDE2_	_F			_CURRENT2_F				0x0000	R/W
		[7:0]	LED_ DRIVESIDE1_	_F		LED_	_CURRENT1_F	[6:0]				
0x01A6	LED_ POW34_F	[15:8]	LED_ DRIVESIDE4_	_F		LED_	_CURRENT4_F	[6:0]			0x0000	R/W
		[7:0]	LED_ DRIVESIDE3_	_F		LED_	_CURRENT3_F	[6:0]				
0x01A7	COUNTS_F	[15:8]				NUM_IN	Γ_F[7:0]				0x0101	R/W
		[7:0]	NUM_REPEAT_F[7:0]									
0x01A8	PERIOD_F	[15:8]	Reserved MOD_TYPE_F[1:0] Reserved MIN_PERIOD_F[9:8]							0x0000	R/W	
		[7:0]	MIN_PERIOD_F[7:0]									
0x01A9	LED_PULSE_F	[15:8]								0x0210	R/W	
		[7:0]	LED_OFFSET_F[7:0]									
0x01AA	INTEG_ SETUP_F	[15:8]	SINGLE_ CH2_AMP_DISABLE_F[2:0] AFE_INT_C_ CH1_AMP_DISABLE_F[2:0] INTEG_F BUF_F							0x0003	R/W	
		[7:0]	ADC_CC	ADC_COUNT_F[1:0] Reserved INTEG_WIDTH_F[4:0]								
0x01AB	INTEG_OS_F	[15:8]		Reserved			INTE	G_OFFSET_F[	12:8]		0x0214	R/W
		[7:0]				INTEG_OFF:	SET_F[7:0]					
0x01AC	MOD_	[15:8]				MOD_WID	TH_F[7:0]				0x0001	R/W
	PULSE_F	[7:0]				MOD_OFFS	SET F[7:0]					

**Data Sheet** 

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
0x01AD	PATTERN_F	[15:8]		LED_DISA				MOD_DISA			0x0000	R/W
		[7:0]		SUBTRAG	CT_F[3:0]			REVERSE_IN		)]		
0x01AE	ADC_OFF1_F	[15:8]	Rese	erved			CH1_ADC_AD	JUST_F[13:8]	]		0x0000	R/W
		[7:0]				CH1_ADC_AD						
0x01AF	ADC_OFF2_F	[15:8]	ZERO_ ADJUST_F	Reserved			CH2_ADC_AD.	JUST_F[13:8]	]		0x0000	R/W
		[7:0]				CH2_ADC_AD	JUST_F[7:0]				1	
0x01B0	DATA_	[15:8]		D <i>A</i>	ARK_SHIFT_F	[4:0]		D	ARK_SIZE_	F[2:0]	0x0003	R/W
	FORMAT_F	[7:0]		SIG	NAL_SHIFT_	F[4:0]		SIG	SNAL_SIZE	_F[2:0]	1	
0x01B1	LIT_DATA_	[15:8]				Reser	ved				0x0000	R/W
	FORMAT_F	[7:0]		L	.IT_SHIFT_F[4	4:0]		l	_IT_SIZE_F	[2:0]	1	
0x01B2	DECIMATE_F	[15:8]			Reserved			_		OR_F[6:4]	0x0000	R/W
	_	[7:0]		DECIMATE_F		01		DECIMATE				
0x01B3	DIGINT_LIT_F			<u> </u>		Reserved			[51	LIT_	0x0026	R/W
0,0123	DIGHTI_EH_H	[13.0]				neserved				OFFSET_ F[8]	0,0020	
		[7:0]		LIT_OFFSET_F[7:0]								
0x01B4	DIGINT_	[15:8]		DARK2_OFFSET_F[8:1]								R/W
	DARK_F	[7:0]	DARK2_	RK2_ DARK1_OFFSET_F[6:0]								
			OFFSET_F[0]	FFSET_F[0]								
0x01B5	THRESH_	[15:8]		Reserved  THRESH1_ THRESH1_ THRESH1_TYPE_F[1:0] THRESH0_ THRESH0_ THRESH0_TYPE_F[1:0]							0x0000	R/W
	CFG_F	[7:0]	THRESH1_ CHAN_F	THRESH1_ DIR_F	THRESH	1_TYPE_F[1:0]	THRESHO_ CHAN_F	THRESHO_ DIR_F	THRESH	0_TYPE_F[1:0]		
0x01B6	THRESH0_F	[15:8]		Reserved THRESHO_SHIFT_F[4:0]							0x0000	R/W
		[7:0]		THRESHO_VALUE_F[7:0]							1	
0x01B7	THRESH1_F	[15:8]		Reserved THRESH1_SHIFT_F[4:0]							0x0000	R/W
		[7:0]		Reserved THRESH1_SHIFT_F[4:0]  THRESH1_VALUE_F[7:0]								
0x01C0	TS_CTRL_G	[15:8]								0x0000	R/W	
		[7:0]				TIMESLOT_OF	FSET G[7:0]				1	
0x01C1	TS_PATH_G	[15:8]		PRE_WID	TH_G[3:0]			rved	TS_ GPIO_G	AFE_PATH_ CFG_G[8]	0x40DA	R/W
		[7:0]				AFE_PATH_0	FG G[7:0]			0. 0_000		
0x01C2	INPUTS_G	[15:8]		INP78	_G[3:0]	7 = 7		INP56	G[3·0]		0x0000	R/W
OXOTEZ	013_0	[7:0]			_G[3:0]			INP12			OXOGGG	1.0.11
0x01C3	CATHODE_G	[15:8]	Reserved		PRECON_G[	2.0]	VC2_PUL			ALT G[1:0]	0x0000	R/W
OXOTCS	C/IIIODE_G	[7:0]		:L_G[1:0]		ULSE_G[1:0]	VC1_AL		_	SEL_G[1:0]	0,0000	10,00
0x01C4	AFE_TRIM_G	[15:8]	TIA_CEIL_	CH2_TRIM			/	VREF_			0x03C0	R/W
			DETECT_EN_G					PULSE_G				
		[7:0]		E_VAL_G[1:0]	Į.	A_GAIN_CH2_		_	_GAIN_CH	1_G[2:0]		
0x01C5	LED_ POW12_G	[15:8]	LED_ DRIVESIDE2_G	i		LED_	_CURRENT2_G[	6:0]			0x0000	R/W
		[7:0]	LED_ DRIVESIDE1_G	5		LED_	_CURRENT1_G[	6:0]				
0x01C6	LED_ POW34_G	[15:8]	LED_ LED_CURRENT4_G[6:0] DRIVESIDE4 G							0x0000	R/W	
	_	[7:0]	LED_ LED_CURRENT3_G[6:0] DRIVESIDE3_G									
0x01C7	COUNTS_G	[15:8]	325525_5	-		NUM_INT	G[7:0]				0x0101	R/W
		[7:0]				NUM REPE					1	1.4.11
0x01C8	PERIOD_G	[15:8]	Rese	erved	MOD .	TYPE_G[1:0]	Rese	rved	MIN P	ERIOD_G[9:8]	0x0000	R/W
0,0100	1 211100_0	[7:0]	riese		mob_	MIN_PERIC		1100			0,0000	1.0.11
0x01C9	LED_PULSE_G	-									0x0210	R/W
UXUICS	LED_LOUSE_G	[7:0]	LED_WIDTH_G[7:0]  LED_OFFSET_G[7:0]							0.0210	L/ AA	
0x01CA	INTEG_	[15:8]	SINGLE_	CH2_	AMP_DISAB		AFE_INT_C_	CH1_A	MP_DISA	BLE_G[2:0]	0x0003	R/W
	SETUP_G		INTEG_G				BUF_G					
	1	[7:0]	ADC COL	JNT_G[1:0]	Reserved		INTEG	_WIDTH_G	[4:0]		1	1

Rea	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11	Bit 10 Bit 2	Bit 9 Bit 1	Bit 8 Bit 0	Reset	R/W
Ox01CB	INTEG_OS_G	[15:8]	BIT /	Reserved		BIT 4		G_OFFSET_G[		BITU	0x0214	R/W
OXOTCB	INTEG_O3_G	[7:0]		neserved	u	INTEG OF	FSET_G[7:0]	.d_OFF3E1_d[	12.0]		000214	IT/ VV
0x01CC	MOD_	[15:8]					DTH_G[7:0]				0x0001	R/W
0,101.00	PULSE_G	[7:0]					SET_G[7:0]					""
0x01CD	PATTERN_G	[15:8]		LED DI	SABLE_G[3:0]			MOD DISA	BLE_G[3:0]		0x0000	R/W
	_	[7:0]			RACT_G[3:0]			REVERSE_IN		]		
0x01CE	ADC_OFF1_G	[15:8]	Res	served			CH1_ADC_A	 DJUST_G[13:8		·	0x0000	R/W
		[7:0]				CH1_ADC_A	DJUST_G[7:0]					
0x01CF	ADC_OFF2_G	[15:8]	ZERO_ ADJUST_G	Reserve	ed		CH2_ADC_A	DJUST_G[13:8	]		0x0000	R/W
		[7:0]		CH2_ADC_ADJUST_G[7:0]   DARK_SIZE_G[2:0]   DARK_SIZE_G[2:0]   SIGNAL_SHIFT_G[4:0]   SIGNAL_SIZE_G[2:0]   SIGNAL_SHIFT_G[4:0]   SIGNAL_SIZE_G[2:0]   DECIMATE_FACTOR_G[6:4]   DECIMATE_FACTOR_G[6:4]   DECIMATE_FACTOR_G[6:4]   OFFSET_G[6:0]   SIGNAL_SIZE_G[2:0]   SIGNAL_SIZE_G[2:0]   DECIMATE_TYPE_G[3:0]   SIGNAL_SIZE_G[2:0]   SIGNAL_SIZE_G[2:0]								
0x01D0	DATA_	[15:8]			DARK_SHIFT_	G[4:0]		D/	ARK_SIZE_C	G[2:0]	0x0003	R/W
	FORMAT_G	[7:0]		9	SIGNAL_SHIFT	_G[4:0]		SIG	SNAL_SIZE_	G[2:0]		
0x01D1	LIT_DATA_	[15:8]				Res	erved				0x0000	R/W
	FORMAT_G	[7:0]			LIT_SHIFT_G	[4:0]		L	_IT_SIZE_G[	2:0]		
0x01D2	DECIMATE_G	[15:8]			Reserved	ł		DECIM	IATE_FACTO	DR_G[6:4]	0x0000	R/W
		[7:0]		DECIMATE	_FACTOR_G[3	:0]		DECIMATE_	TYPE_G[3:0	]		
0x01D3	DIGINT_LIT_G	[15:8]				Reserved				OFFSET_	0x0026	R/W
		[7:0]		LIT_OFFSET_G[7:0]								
0x01D4	DIGINT_	[15:8]										R/W
	DARK_G	[7:0]	DARK2_ OFFSET_G[0	DFFSET_G[0]								
0x01D5	THRESH_	[15:8]										R/W
	CFG_G	[7:0]	CHAN_G DIR_G CHAN_G DIR_G G[1:0]									
0x01D6	THRESH0_G	[15:8]		Reserved	d			ESH0_SHIFT_C	5[4:0]		0x0000	R/W
		[7:0]				THRESH0_\	/ALUE_G[7:0]					
0x01D7	THRESH1_G	[15:8]		Reserved	d			ESH1_SHIFT_C	5[4:0]		0x0000	R/W
		[7:0]					/ALUE_G[7:0]		1			
0x01E0	TS_CTRL_H	[15:8]	SUBSAMPLE H	_ CH2_EN_	_H SAMPL			SELECT_H[1:0]		DT_OFFSET_ I[9:8]	0x0000	R/W
0.0151	TC DATIL II	[7:0]		DDE 14	#DT11_1152_63	LIMESTOI_C	DFFSET_H[7:0]		TC CDIO	AFE DATIL	0.4004	D 044
0x01E1	TS_PATH_H	[15:8]		PRE_W	/IDTH_H[3:0]	AFF DATU		served	TS_GPIO_ H	AFE_PATH_ CFG_H[8]	_ 0x40DA	R/W
0:0153	INDUTE	[7:0]		INID	70 11[2 0]	AFE_PATH	_CFG_H[7:0]	INIDEC	11[2.0]		00000	DAM
0x01E2	INPUTS_H	[15:8]			78_H[3:0]				_H[3:0]		0x0000	R/W
0x01E3	CATHODE II	[7:0]	Reserved	IINP	34_H[3:0]	[2.0]	VC2 DI		_H[3:0]	UT 11[1.0]	00000	R/W
UXUTES	CATHODE_H	[15:8] [7:0]		 EL_H[1:0]	PRECON_H	[2:0] PULSE_H[1:0]		JLSE_H[1:0] ALT_H[1:0]		LT_H[1:0] SEL_H[1:0]	0x0000	r/ vv
0x01E4	AFE_TRIM_H	[15:8]	TIA_CEIL_ DETECT_EN_	CH2_TF	RIM_INT_H[1:0		IM_INT_H[1:0]		AFE	_TRIM_ F_H[1:0]	0x03C0	R/W
		[7:0]		SE_VAL_H[1	:01	ΠΑ_GAIN_CH	2 H[2:0]		 _GAIN_CH1			
0x01E5	LED_ POW12_H	[15:8]	LED_ DRIVESIDE2_				D_CURRENT2_				0x0000	R/W
		[7:0]	LED_ LED_CURRENT1_H[6:0] DRIVESIDE1_H									
0x01E6	LED_ POW34_H	[15:8]		DRIVESIDE4_H							0x0000	R/W
		[7:0]	LED_ LED_CURRENT3_H[6:0] DRIVESIDE3 H									
0x01E7	COUNTS_H	[15:8]	_							0x0101	R/W	
UNUTE/	COOM13_FI	[7:0]	NUM_INT_H[7:0]  NUM_REPEAT_H[7:0]							0.0101	11/ 77	
0x01E8	PERIOD_H	[15:8]	Do	served	MOD	TYPE_H[1:0]		served	MINI DE	RIOD_H[9:8]	0x0000	R/W
UNU I EO	I LINOD_FI	[7:0]	ne:	oci veu	INIOD		IOD_H[7:0]	JCI VCU	141114_F E	[סיבווי_חסייי	0,0000	11/ VV
0x01E9	LED_PULSE_H		1				OTH_H[7:0]				0x0210	R/W
UNUILD	LLD_I OLSL_FI						SET_H[7:0]				0.0210	11/ 77
		[7:0]	1			LED_OFF	JE1_∏[/:U]					

**Data Sheet** 

			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
0x01EA	INTEG_ SETUP_H	[15:8]	SINGLE_ INTEG_H	CH2_A	MP_DISABLE	E_H[2:0]	AFE_INT_C_ BUF_H	CH1_A	MP_DISAB	LE_H[2:0]	0x0003	R/W
	_	[7:0]	ADC_COU	NT H[1:0]	Reserved			 G_WIDTH_H[	4:01			
0x01EB	INTEG_OS_H	[15:8]	_	Reserved				OFFSET_H[			0x0214	R/W
		[7:0]				INTEG_OFFS			,		1	1.4.11
0x01EC	MOD	[15:8]				MOD_WIDT					0x0001	R/W
OXOTEC	PULSE_H	[7:0]				MOD_OFFSI					0,00001	1000
0x01ED	PATTERN_H	[15:8]		LED DISAE	RLE H[3·0]	11100_01131		MOD_DISA	BLE H[3⋅0]		0x0000	R/W
OXOTED	7.7.7.2.1.1.	[7:0]		SUBTRAC				REVERSE_IN			0,0000	10,00
0x01EE	ADC OFF1 H		Reser		1_11[5.0]		 CH1 ADC AD.			J	0x0000	R/W
OXOTEL	ADC_OITI_II	[7:0]	nesei	veu		:H1_ADC_AD.		0.031_11[13.0]			0,0000	10, 44
0x01EF	ADC_OFF2_H		ZERO	Reserved			CH2_ADC_AD.		1		0x0000	R/W
UXUTER	ADC_OFFZ_H	[13.0]	ADJUST H	neserveu		,	CHZ_ADC_AD.	ַס.כו]ח_וכטנ			000000	IT/ VV
		[7:0]	1.0000			H2 ADC AD.	JUST H[7:0]					
0x01F0	DATA_	[15:8]		DAI	RK_SHIFT_H[			DA	ARK_SIZE_H	1[2:0]	0x0003	R/W
0,0110	FORMAT_H	[7:0]			IAL SHIFT H				NAL SIZE		0,0003	10,00
0x01F1	LIT_DATA_	[15:8]		Jidi	IAL_31111 1_11	Reserv	rod.	310	INAL_SIZE_	11[2.0]	0x0000	R/W
UXUTFT	FORMAT_H	[7:0]	+	1.17	T CUIET UIA.		/eu	1	IT SIZE H[	2.01	000000	IT/ VV
0.0153	DECIMATE H			LI	T_SHIFT_H[4: Reserved	:0]			ATE_FACT(		00000	R/W
0x01F2	DECIMATE_H	[15:8]		NECIMATE EA		<u> </u>	1				0x0000	F/ VV
0.0453	DICINIT LIT II	[7:0]	L								0.0007	D // /
0x01F3	DIGINT_LIT_H	[15:8]				Reserved				OFFSET_ H[8]	0x0026	R/W
		[7:0]		LIT_OFFSET_H[7:0]							1	
0x01F4	DIGINT_	[15:8]		DARK2_OFFSET_H[8:1] 0:							0x2306	R/W
	DARK_H	[7:0]	DARK2_ OFFSET_H[0]	ARK2_ DARK1_OFFSET_H[6:0]  FFSET_H[0]								
0x01F5	THRESH_	[15:8]		ı		Reserv	ved				0x0000	R/W
	CFG_H	[7:0]	THRESH1_ CHAN_H	THRESH1_ THRESH1_THRESH1_TYPE_H[1:0] THRESH0_ THRESH0_TYPE_H[1:0]								
0x01F6	THRESHO_H	[15:8]		Reserved	1		THRES	H0_SHIFT_H	[4:0]		0x0000	R/W
	_	[7:0]				THRESHO VAI	LUE H[7:0]				1	
0x01F7	THRESH1_H	[15:8]		Reserved			THRES	H1_SHIFT_H	[4:0]		0x0000	R/W
	_	[7:0]				THRESH1_VAI					1	
0x0200	TS_CTRL_I	[15:8]	SUBSAMPLE_I	CH2_EN_I	SAMPLE_	TYPE_I[1:0]	INPUT_R_S	ELECT_I[1:0]		ESLOT_ SET_I[9:8]	0x0000	R/W
		[7:0]		ı	1	TIMESLOT_OF	FSET_I[7:0]				1	
0x0201	TS_PATH_I	[15:8]		PRE_WID	TH_I[3:0]		Rese	erved	TS_GPIO_	_I AFE_PATH _CFG_I[8]	0x40DA	R/W
		[7:0]				AFE_PATH_C	CFG_I[7:0]				1	
0x0202	INPUTS_I	[15:8]		INP78_	_I[3:0]			INP56	_I[3:0]		0x0000	R/W
		[7:0]		INP34	I[3:0]			INP12	I[3:0]			
0x0203	CATHODE_I	[15:8]	Reserved		PRECON_I[2:	0]	VC2 PUI	_SE_I[1:0]	VC2	ALT_I[1:0]	0x0000	R/W
	_	[7:0]	VC2_SEI			LSE_I[1:0]		T_I[1:0]		SEL I[1:0]		
0x0204	AFE_TRIM_I	[15:8]	TIA_CEIL_ DETECT_EN_I	1	_INT_I[1:0]		И_INT_I[1:0]	VREF_ PULSE_I		1_ VREF_I[1:0]	0x03C0	R/W
		[7:0]	VREF_PULSE	VAL I[1:0]	TIA	A_GAIN_CH2_	I[2:0]	TIA	GAIN_CH1	I[2:0]		
0x0205	LED_ POW12_I	[15:8]	LED_ LED_CURRENT2_I[6:0] DRIVESIDE2_I					0x0000	R/W			
		[7:0]	LED_ DRIVESIDE1_I	LED_CURRENT1_I[6:0]								
0x0206	LED_ POW34_I	[15:8]	LED_ DRIVESIDE4_I	LED_CURRENT4_I[6:0]					0x0000	R/W		
		[7:0]	LED_	ED_ LED_CURRENT3_I[6:0]								
			DRIVESIDE3_I									
0x0207	COUNTS_I	[15:8]	DRIVESIDE3_I			NUM_INT	T_I[7:0]				0x0101	R/W

Dom	Name	Bits	Bit 15 Bit 7	Bit 14 Bit 6	Bit 13 Bit 5	Bit 12 Bit 4	Bit 11 Bit 3	Bit 10	Bit 9 Bit 1	Bit 8 Bit 0	Docat	R/W
<b>Reg</b> 0x0208	Name PERIOD I	[15:8]		erved		TYPE_I[1:0]		served		ERIOD_I[9:8]	Reset 0x0000	R/W
0.0200	I LINOD_I	[7:0]	nes	erveu	WOD		IOD_I[7:0]	served	771114_1	LINOD_1[5.0]	000000	10,44
0x0209	LED PULSE I	[15:8]					OTH_I[7:0]				0x0210	R/W
0,10205		[7:0]					SET I[7:0]				- 0.02.0	.,
0x020A	INTEG_ SETUP_I	[15:8]	SINGLE_ INTEG I	CH2	_AMP_DISA		AFE_INT_ C_BUF_I	CH1_/	AMP_DISA	BLE_I[2:0]	0x0003	R/W
	52.6	[7:0]	_	DUNT_I[1:0]	Reserved			 'Eg_width_i[	4:01			
0x020B	INTEG_OS_I	[15:8]		Reserved				G OFFSET I			0x0214	R/W
	1_11_	[7:0]				INTEG OF	FSET_I[7:0]					
0x020C	MOD_	[15:8]				MOD_WI	DTH_I[7:0]				0x0001	R/W
	PULSE_I	[7:0]				MOD_OF	FSET_I[7:0]					
0x020D	PATTERN_I	[15:8]		LED_DISA	ABLE_I[3:0]			MOD_DISA	\BLE_I[3:0]	]	0x0000	R/W
		[7:0]		SUBTRA	CT_I[3:0]			REVERSE_IN	NTEG_I[3:0	)]		
0x020E	ADC_OFF1_I	[15:8]	Res	erved			CH1_ADC_A	 DJUST_I[13:8]		-	0x0000	R/W
		[7:0]				CH1_ADC_A	ADJUST_I[7:0]					
0x020F	ADC_OFF2_I	[15:8]	ZERO_ ADJUST_I	Reserved				DJUST_I[13:8]	DARK_SIZE_I[2:0] SIGNAL_SIZE_I[2:0]  LIT_SIZE_I[2:0] SIMATE_FACTOR_I[6: TE_TYPE_I[3:0]  LIT_		0x0000	R/W
		[7:0]			· ·	CH2_ADC_A	ADJUST_I[7:0]					
0x0210	DATA_	[15:8]		D	ARK_SHIFT_	I[4:0]		D	ARK_SIZE_	_I[2:0]	0x0003	R/W
	FORMAT_I	[7:0]		SIC	SNAL_SHIFT	_I[4:0]		SIC	SIGNAL_SIZE_I[2:0]  LIT_SIZE_I[2:0]			
0x0211	LIT_DATA_	[15:8]				Rese	erved				0x0000	R/W
	FORMAT_I	[7:0]			LIT_SHIFT_I[	[4:0]			LIT_SIZE_I	[2:0]		
0x0212	DECIMATE_I	[15:8]			Reserved			DECIM	1ATE_FAC	TOR_I[6:4]	0x0000	R/W
		[7:0]		DECIMATE_F	ACTOR_I[3:	0]		DECIMATE_	TYPE_I[3:0	0]		
0x0213	DIGINT_LIT_I	[15:8]				Reserved				OFFSET_	0x0026	R/W
		[7:0]					SET_I[7:0]					
0x0214	DIGINT_	[15:8]				DARK2_OFFSET_I[8:1]						R/W
	DARK_I	[7:0]	DARK2_ OFFSET_I[0]			DA	ARK1_OFFSET_	I[6:0]				
0x0215	THRESH_	[15:8]		T.		Rese	erved				0x0000	R/W
	CFG_I	[7:0]	THRESH1_ CHAN_I	THRESH1_ DIR_I	THRESH	I1_TYPE_I[1:0	] THRESHO_ CHAN_I	THRESHO_ DIR_I	THRESH	I0_TYPE_I[1:0]		
0x0216	THRESH0_I	[15:8]		Reserved			THR	ESH0_SHIFT_I	[4:0]		0x0000	R/W
		[7:0]				THRESH0_\	/ALUE_I[7:0]					
0x0217	THRESH1_I	[15:8]		Reserved			THR	ESH1_SHIFT_I	[4:0]		0x0000	R/W
		[7:0]				THRESH1_\	/ALUE_I[7:0]					
0x0220	TS_CTRL_J	[15:8]	SUBSAMPLE_	J CH2_EN_J	SAMPL	E_TYPE_J[1:0]		SELECT_J[1:0]		MESLOT_ SET_J[9:8]	0x0000	R/W
		[7:0]				TIMESLOT_C	OFFSET_J[7:0]		1			
0x0221	TS_PATH_J	[15:8]		PRE_WID	OTH_J[3:0]		Re	served	TS_GPIO	_J AFE_PATH _CFG_J[8]	0x40DA	R/W
		[7:0]				AFE_PATH	_CFG_J[7:0]					
0x0222	INPUTS_J	[15:8]		INP78	3_J[3:0]			INP56	_J[3:0]		0x0000	R/W
		[7:0]		INP34	I_J[3:0]			INP12	_J[3:0]			
0x0223	CATHODE_J	[15:8]	Reserved		PRECON_J	[2:0]	VC2_Pl	JLSE_J[1:0]		_ALT_J[1:0]	0x0000	R/W
		[7:0]	VC2_S	EL_J[1:0]	VC1_I	PULSE_J[1:0]	VC1_A	ALT_J[1:0]	VC1	_SEL_J[1:0]		
0x0224	AFE_TRIM_J	[15:8]	TIA_CEIL_ DETECT_EN_	_	M_INT_J[1:0]	CH1_TR	:IM_INT_J[1:0]	VREF_ PULSE_J		E_TRIM_ EF_J[1:0]	0x03C0	R/W
		[7:0]	VREF_PULS	SE_VAL_J[1:0]		ΓΙΑ_GAIN_CH	2_J[2:0]	TIA	GAIN_CH	1_J[2:0]		
0x0225	LED_ POW12_J	[15:8]	LED_ DRIVESIDE2_	ر	=	LEC	D_CURRENT2_	J[6:0]			0x0000	R/W
		[7:0] LED_ LED_CURRENT1_J[6:0] DRIVESIDE1_J				LEI	D_CURRENT1_	J[6:0]				

_			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 CURRENT4 J	Bit 2	Bit 1	Bit 0	Reset	R/W
0x0226	LED_ POW34_J	[15:8]	LED_ DRIVESIDE4_J			LED_	CURREN14_J	[0:0]			0x0000	R/W
		[7:0]	LED_ DRIVESIDE3_J			LED_	CURRENT3_J	[6:0]				
0x0227	COUNTS_J	[15:8]				NUM_INT	_J[7:0]				0x0101	R/W
		[7:0]				NUM_REPE	AT_J[7:0]					
0x0228	PERIOD_J	[15:8]	Rese	rved	MOD_T	YPE_J[1:0]		erved	MIN_P	PERIOD_J[9:8]	0x0000	R/W
		[7:0]				MIN_PERIO						
0x0229	LED_PULSE_J	[15:8]				LED_WIDT	=				0x0210	R/W
		[7:0]				LED_OFFSE						
0x022A	INTEG_ SETUP_J	[15:8]	SINGLE_ INTEG_J		AMP_DISABL	.E_J[2:0]	AFE_INT_ C_BUF_J			ABLE_J[2:0]	0x0003	R/W
		[7:0]	ADC_COU		Reserved			G_WIDTH_J[				
0x022B	INTEG_OS_J	[15:8]		Reserved				G_OFFSET_J[	12:8]		0x0214	R/W
		[7:0]				INTEG_OFFS						
0x022C	MOD_ PULSE_J	[15:8]				MOD_WIDT					0x0001	R/W
0.0000		[7:0]		LED DICA	DI E 152.01	MOD_OFFS	E1_J[/:0]	MOD DICA	DI E 152.0	.1	0.000	D 044
0x022D	PATTERN_J	[15:8]	1	LED_DISA				MOD_DISA REVERSE_IN			0x0000	R/W
0x022E	ADC OFF1 I	[7:0]	Rese	SUBTRA	C1_J[3:0]		 CH1 ADC AD			U]	0,,0000	R/W
UXU22E	ADC_OFF1_J	[15:8] [7:0]	Resei	rvea		CH1_ADC_AD		נא:13ניוןנ_ובטנע			0x0000	K/VV
0x022F	ADC_OFF2_J	[15:8]	ZERO	Reserved	<u>'</u>		CH2_ADC_AD	\			0x0000	R/W
UXUZZF	ADC_OFF2_J		ADJUST_J	neserveu				ره.دا اد اد ا			00000	IT/ VV
		[7:0]				CH2_ADC_AD	JUST_J[7:0]					
0x0230	DATA_ FORMAT J	[15:8]			ARK_SHIFT_J[				ARK_SIZE		0x0003	R/W
0.0001		[7:0]		SIG	NAL_SHIFT_J			SIC	SNAL_SIZE	=_J[2:0]	0.000	D 044
0x0231	LIT_DATA_ FORMAT_J	[15:8]			IT CLUET 154	Reserv	/ea		IT CIZE	1[2.0]	0x0000	R/W
0x0232	DECIMATE_J	[7:0] [15:8]			IT_SHIFT_J[4: Reserved	:0]			IT_SIZE_J	TOR_J[6:4]	0x0000	R/W
0.0232	DECIMATE_J	[7:0]	[	DECIMATE F	ACTOR_J[3:0]			DECIMATE			000000	11/ VV
0x0233	DIGINT_LIT_J	[15:8]				Reserved	1	_		LIT_ OFFSET_ J[8]	0x0026	R/W
		[7:0]				LIT_OFFSE	T_J[7:0]			-1-1		
0x0234	DIGINT_	[15:8]				DARK2_OFF	SET_J[8:1]				0x2306	R/W
	DARK_J	[7:0]	DARK2_ OFFSET_J[0]			DARI	K1_OFFSET_J	[6:0]				
0x0235	THRESH_	[15:8]				Reserv	ved				0x0000	R/W
	CFG_J	[7:0]	THRESH1_ CHAN_J	THRESH1_ DIR_J	THRESH1	_TYPE_J[1:0]	THRESHO_ CHAN_J	THRESHO_ DIR_J	THRESH	10_TYPE_J[1:0]		
0x0236	THRESH0_J	[15:8]		Reserved			THRE	SH0_SHIFT_J	[4:0]		0x0000	R/W
		[7:0]				THRESHO_VA	LUE_J[7:0]					
0x0237	THRESH1_J	[15:8]		Reserved			THRE	SH1_SHIFT_J	[4:0]		0x0000	R/W
		[7:0]				THRESH1_VA						
0x0240	TS_CTRL_K	[15:8]	SUBSAMPLE_K	CH2_EN_K	SAMPLE_	TYPE_K[1:0]	INPUT_R_S	ELECT_K[1:0]		MESLOT_ SET_K[9:8]	0x0000	R/W
		[7:0]			٦	TIMESLOT_OF	FSET_K[7:0]					
0x0241	TS_PATH_K	[15:8]		PRE_WID	TH_K[3:0]		Res	erved	TS_GPIO	_K AFE_PATH _CFG_K[8]	0x40DA	R/W
		[7:0]				AFE_PATH_C	FG_K[7:0]					
0x0242	INPUTS_K	[15:8]		INP78	_K[3:0]			INP56_	_K[3:0]		0x0000	R/W
		[7:0]		INP34	_K[3:0]			INP12	_K[3:0]			$\perp$
0x0243	CATHODE_K	[15:8]	Reserved		PRECON_K[2		VC2_PUI	LSE_K[1:0]	VC2_	_ALT_K[1:0]	0x0000	R/W
		[7:0]	VC2_SEL		_	ILSE_K[1:0]	-	_T_K[1:0]		_SEL_K[1:0]	1	$\perp$
	AFF TOWAR	[15:8]	TIA_CEIL_	CH2_TRIM	1_INT_K[1:0]	CH1 TRIM	1_INT_K[1:0]	VREF_	AF	E_TRIM_	0x03C0	R/W
0x0244	AFE_TRIM_K	[7:0]	DETECT_EN_K  VREF_PULSE			A_GAIN_CH2		PULSE_K		EF_K[1:0]		

_			Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W
0x0245	LED_ POW12_K	[15:8]	LED_ DRIVESIDE2_K			LED_	CURRENT2_	K[6:0]			0x0000	R/W
		[7:0]	LED_ DRIVESIDE1_K			LED_	CURRENT1_	K[6:0]				
0x0246	LED_ POW34_K	[15:8]	LED_ DRIVESIDE4_K			LED_	CURRENT4_	K[6:0]			0x0000	R/W
		[7:0]	LED_ DRIVESIDE3_K			LED_	CURRENT3_	K[6:0]				
0x0247	COUNTS_K	[15:8]				NUM_INT	_K[7:0]				0x0101	R/W
		[7:0]				NUM_REPE	AT_K[7:0]					
0x0248	PERIOD_K	[15:8]	Rese	rved	MOD_	TYPE_K[1:0]	Re	served	MIN_PI	ERIOD_K[9:8]	0x0000	R/W
		[7:0]				MIN_PERIC	D_K[7:0]					
0x0249	LED_PULSE_K	[15:8]				LED_WIDT	H_K[7:0]				0x0210	R/W
		[7:0]				LED_OFFSI	T_K[7:0]					
0x024A	INTEG_ SETUP_K	[15:8]	SINGLE_ INTEG_K	CH2_	_AMP_DISABI	LE_K[2:0]	AFE_INT_0 BUF_K	C_ CH1_	AMP_DISA	BLE_K[2:0]	0x0003	R/W
		[7:0]	ADC_COU	NT_K[1:0]	Reserved		INT	EG_WIDTH_K	[4:0]			
0x024B	INTEG_OS_K	[15:8]		Reserved			INTE	G_OFFSET_K	[12:8]		0x0214	R/W
		[7:0]				INTEG_OFFS	SET_K[7:0]					
0x024C	MOD_	[15:8]				MOD_WIDT	TH_K[7:0]				0x0001	R/W
	PULSE_K	[7:0]				MOD_OFFS	ET_K[7:0]					
0x024D	PATTERN_K	[15:8]		LED_DISA	ABLE_K[3:0]			MOD_DISA	ABLE_K[3:0	]	0x0000	R/W
		[7:0]		SUBTRA	CT_K[3:0]			REVERSE_II	NTEG_K[3:0	)]		
0x024E	ADC_OFF1_K	[15:8]	Rese	rved		1	CH1_ADC_A	DJUST_K[13:8	[]	0x0000	R/W	
		[7:0]				CH1_ADC_AD	JUST_K[7:0]			0x0000		
0x024F	ADC_OFF2_K	[15:8]	ZERO_ ADJUST_K	Reserved		I	CH2_ADC_A	.DJUST_K[13:8			R/W	
		[7:0]		CH2_ADC_ADJUST_K[7:0]							1	
0x0250	DATA_	[15:8]		D/	ARK_SHIFT_K	[4:0]		D	ARK_SIZE_	K[2:0]	0x0003	R/W
	FORMAT_K	[7:0]		SIG	NAL_SHIFT_	K[4:0]		SIGNAL_SIZE_K[2:0]				
0x0251	LIT_DATA_	[15:8]				Reser	ved				0x0000	R/W
	FORMAT_K	[7:0]			_IT_SHIFT_K[4	4:0]			LIT_SIZE_K	[2:0]	1	
0x0252	DECIMATE_K	[15:8]			Reserved			DECIN	1ATE_FACT	OR_K[6:4]	0x0000	R/W
		[7:0]	[	DECIMATE_F	ACTOR_K[3:0	)]		DECIMATE_	TYPE_K[3:0	0]		
0x0253	DIGINT_LIT_K	[15:8]				Reserved				LIT_ OFFSET_ K[8]	0x0026	R/W
		[7:0]				LIT_OFFSE	T K[7·0]	1				
0x0254	DIGINT_	[15:8]				DARK2_OFF		0x2306	R/W			
OXOZ3 I	DARK_K	[7:0]	DARK2				K1_OFFSET_	K[6:0]			UNESCO	''
		[7.0]	OFFSET_K[0]			<i>D</i> 7.11.1	(1_011521_	11(0.0)				
0x0255	THRESH_	[15:8]				Reser	ved				0x0000	R/W
	CFG_K	[7:0]	THRESH1_ CHAN_K	THRESH1_ DIR_K	THRESH1	_TYPE_K[1:0]	THRESHO_ CHAN_K	THRESHO_ DIR_K	THRESHO	D_TYPE_ K[1:0]		
0x0256	THRESH0_K	[15:8]		Reserved			THR	ESH0_SHIFT_	<b>&lt;[4:0]</b>		0x0000	R/W
		[7:0]				THRESH0_VA	LUE_K[7:0]					
0x0257	THRESH1_K	[15:8]		Reserved			THR	ESH1_SHIFT_	<b>&lt;[4:0]</b>		0x0000	R/W
		[7:0]				THRESH1_VA	LUE_K[7:0]				1	
0x0260	TS_CTRL_L	[15:8]	SUBSAMPLE_L	CH2_EN_L	SAMPLE	_TYPE_L[1:0]	INPUT_R_	SELECT_L[1:0		MESLOT_ SET_L[9:8]	0x0000	R/W
		[7:0]		•		TIMESLOT_OF	FSET_L[7:0]					
0x0261	TS_PATH_L	[15:8]		PRE_WID	OTH_L[3:0]		Re	served	TS_GPIO	_L AFE_PATH _CFG_L[8]	0x40DA	R/W
		[7:0]				AFE_PATH_0	CFG_L[7:0]		•	•		1
0x0262	INPUTS_L	[15:8]		INP78	B_L[3:0]			INP56	_L[3:0]		0x0000	R/W
		[7:0]		INP34	I_L[3:0]			INP12	_L[3:0]		1	
0x0263	CATHODE_L	[15:8]	Reserved		PRECON_L[2	2:0]	VC2_P	ULSE_L[1:0]	VC2_	ALT_L[1:0]	0x0000	R/W
		[7:0]	VC2_SEI	L_L[1:0]	VC1_PI	ULSE_L[1:0]	VC1_	ALT_L[1:0]	VC1_	SEL_L[1:0]		

**Data Sheet** 

		1	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8				
Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	R/W		
0x0264	AFE_TRIM_L	[15:8]	TIA_CEIL_ DETECT_EN_L	CH2_TRIM	_INT_L[1:0]	CH1_TRIA	/_INT_L[1:0]	VREF_ PULSE_L		E_TRIM_ EF_L[1:0]	0x03C0	R/W		
		[7:0]	VREF_PULSE	_VAL_L[1:0]	TIA	A_GAIN_CH2_	_L[2:0]	TIA	GAIN_CH	l1_L[2:0]				
0x0265	LED_ POW12_L	[15:8]	LED_ DRIVESIDE2_L			LED_	_CURRENT2_L	[6:0]			0x0000	R/W		
		[7:0]	LED_ DRIVESIDE1_L			LED_	_CURRENT1_L	[6:0]						
0x0266	LED_ POW34_L	[15:8]	LED_ DRIVESIDE4_L			LED_	_CURRENT4_L	[6:0]			0x0000	R/W		
		[7:0]	LED_ DRIVESIDE3_L			LED_	_CURRENT3_L	[6:0]						
0x0267	COUNTS_L	[15:8]	_			NUM_INT	_L[7:0]				0x0101	R/W		
		[7:0]				NUM_REPE	AT_L[7:0]							
0x0268	PERIOD_L	[15:8]	Rese	rved	MOD_T	YPE_L[1:0]	Rese	erved	MIN_P	ERIOD_L[9:8]	0x0000	R/W		
		[7:0]			1	MIN_PERIO	D_L[7:0]							
0x0269	LED_PULSE_L	[15:8]				LED_WIDT	H_L[7:0]				0x0210	R/W		
		[7:0]				LED_OFFSE	ET_L[7:0]							
0x026A	INTEG_ SETUP_L	[15:8]	SINGLE_ INTEG_L	CH2_/	AMP_DISABL	E_L[2:0]	AFE_INT_C_ BUF_L	_ CH1_ <i>H</i>	AMP_DISA	BLE_L[2:0]	0x0003	R/W		
		[7:0]	ADC_COU	NT_L[1:0]	Reserved		INTE	G_WIDTH_L	4:0]					
0x026B	INTEG_OS_L	[15:8]		Reserved			INTEG	_OFFSET_L	12:8]		0x0214	R/W		
		[7:0]				INTEG_OFFS	SET_L[7:0]							
0x026C	MOD_	[15:8]				MOD_WIDT	ΓH_L[7:0]				0x0001	R/W		
	PULSE_L	[7:0]				MOD_OFFS	ET_L[7:0]							
0x026D	PATTERN_L	[15:8]		LED_DISAE				MOD_DISA	ABLE_L[3:0	)]	0x0000	R/W		
		[7:0]		SUBTRAC	T_L[3:0]			REVERSE_IN		0]				
0x026E	ADC_OFF1_L	[15:8]	Resei	rved			CH1_ADC_AD	DJUST_L[13:8			0x0000	R/W		
		[7:0]			(	CH1_ADC_AD								
0x026F	ADC_OFF2_L	[15:8]	ZERO_ ADJUST_L	Reserved			CH2_ADC_AD	DJUST_L[13:8			0x0000	R/W		
		[7:0]				CH2_ADC_AD	JUST_L[7:0]							
0x0270	DATA_ FORMAT_L	[15:8]			RK_SHIFT_L[			_	ARK_SIZE_		0x0003	R/W		
		[7:0]		SIGN	NAL_SHIFT_L			SIC	NAL_SIZE	_L[2:0]				
0x0271	LIT_DATA_ FORMAT_L	[15:8]				Reser	ved				0x0000	R/W		
		[7:0]		Lľ	T_SHIFT_L[4	:0]			_IT_SIZE_L					
0x0272	DECIMATE_L	[15:8]			Reserved					TOR_L[6:4]	0x0000	R/W		
		[7:0]	L	DECIMATE_FA	ACTOR_L[3:0			DECIMATE_	TYPE_L[3:					
0x0273	DIGINT_LIT_L	[15:8]				Reserved				LIT_ OFFSET_ L[8]	0x0026	R/W		
		[7:0]				LIT_OFFSE	T_L[7:0]							
0x0274	DIGINT_	[15:8]				DARK2_OFF	SET_L[8:1]				0x2306	R/W		
	DARK_L	[7:0]	DARK2_ OFFSET_L[0]			DARI	K1_OFFSET_L	[6:0]						
0x0275	THRESH_	[15:8]				Reser	ved				0x0000	R/W		
	CFG_L	[7:0]	THRESH1_ CHAN_L	THRESH1_ DIR_L	THRESH1	_TYPE_L[1:0]	THRESHO_ CHAN_L	THRESHO_ DIR_L	THRESH	10_TYPE_L[1:0]	)]			
0x0276	THRESHO_L	[15:8]		Reserved			THRE	SH0_SHIFT_L	[4:0]		0x0000	0x0000	0x0000	R/W
		[7:0]				THRESH0_VA	LUE_L[7:0]							
0x0277	THRESH1_L	[15:8]		Reserved			THRE	SH1_SHIFT_L	[4:0]		0x0000	R/W		
		[7:0]	1			THRESH1_VA				_		'		

# REGISTER DETAILS GLOBAL CONFIGURATION REGISTERS

**Table 30. Global Configuration Register Details** 

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x000D	TS_FREQ	[15:0]	TIMESLOT_PERIOD_L	Lower 16 bits of time slot period in low frequency oscillator cycles. The time slot rate is (low frequency oscillator frequency) ÷ (TIMESLOT_PERIOD_x). The default value operates at 100 Hz when using the 1 MHz low frequency oscillator.	0x2710	R/W
0x000E	TS_FREQH	[15:7]	Reserved	Reserved.	0x0	R
		[6:0]	TIMESLOT_PERIOD_H	Upper seven bits of time slot period in low frequency oscillator cycles. The time slot rate is (low frequency oscillator frequency) ÷ (TIMESLOT_PERIOD_x). The default value operates at 100 Hz when using the 1 MHz low frequency oscillator.	0x0	R/W
0x000F	SYS_CTL	15	SW_RESET	Software reset. Write 1 to this bit to assert a software reset, which stops all AFE operations and resets the device to its default values. Software reset does not reset the SPI or I <sup>2</sup> C port.	0x0	R/W
		[14:10]	Reserved	Reserved.	0x0	R
		[9:8]	ALT_CLOCKS	External clock select.  00: use internal low frequency oscillator and high frequency oscillator.  01: use external low frequency oscillator.	0x0	R/W
				O2: use external high frequency oscillator and internal low frequency oscillator.  O3: use external high frequency oscillator and generate low frequency oscillator from high frequency oscillator.		
		[7:6]	ALT_CLK_GPIO	Alternate clock GPIO select.	0x0	R/W
		[7.0]	ALI_CEN_GI IO	00: use GPIO0 for alternate clock.	ONO	1000
				01: use GPIO1 for alternate clock.		
				10: use GPIO2 for alternate clock.		
				11: use GPIO3 for alternate clock.		
		[5:3]	Reserved	Write 0x0.	0x0	R/W
		2	LFOSC_SEL	Selects low frequency oscillator. This bit selects between the 32 kHz and 1 MHz low speed oscillator.	0x0	R/W
				0: use the 32 kHz oscillator as the low frequency clock. 1: use the 1 MHz oscillator as the low frequency clock.		
		1	OSC_1M_EN	Enable 1 MHz low frequency oscillator. This bit turns on the 1 MHz low frequency oscillator, which must be left running during all operations while using this oscillator.	0x0	R/W
		0	OSC_32K_EN	Enable 32 kHz low frequency oscillator. This bit turns on the 32 kHz low frequency oscillator, which must be left running during all operations while using this oscillator.	0x0	R/W
0x0010	OPMODE	[15:12]	Reserved	Reserved.	0x0	R
		[11:8]	TIMESLOT_EN	Time slot enable control.  0000: Time Slot Sequence A only.  0001: Time Slot Sequence AB.  0010: Time Slot Sequence ABC.  0011: Time Slot Sequence ABCD.  0100: Time Slot Sequence ABCDE.  0101: Time Slot Sequence ABCDEF.  0110: Time Slot Sequence ABCDEFG.  0111: Time Slot Sequence ABCDEFGH.  1000: Time Slot Sequence ABCDEFGHI.  1001: Time Slot Sequence ABCDEFGHIJ.  1011: Time Slot Sequence ABCDEFGHIJK.  1011: Time Slot Sequence ABCDEFGHIJK.	0x0	R/W

Data Sheet ADPD4100/ADPD4101

Addr	Name	Bits	Bit Name	Description	Reset	Access
		[7:1]	Reserved	Reserved.	0x0	R
		0	OP_MODE	Operating mode selection.	0x0	R/W
				0: standby.		
				1: go mode. Operate selected time slots.		
0x0020	INPUT_SLEEP	[15:12]	INP_SLEEP_78	Input pair sleep state for IN7 and IN8 inputs.	0x0	R/W
				0x0: both inputs float.		
				0x1: floating short of IN7 to IN8. Only if PAIR78 is set to 1.		
				0x2: IN7 and IN8 connected to VC1. Also shorted together if PAIR78 is set to 1.		
				0x3: IN7 and IN8 connected to VC2. Also shorted together if PAIR78 is set to 1.		
				0x4: IN7 connected to VC1. IN8 floating.		
				0x5: IN7 connected to VC1. IN8 connected to VC2.		
				0x6: IN7 connected to VC2. IN8 floating.		
				0x7: IN7 connected to VC2. IN8 connected to VC1.		
				0x8: IN7 floating. IN8 connected to VC1.		
				0x9: IN7 floating. IN8 connected to VC2.		
		[11:8]	INP_SLEEP_56	Input pair sleep state for IN5 and IN6 inputs.	0x0	R/W
		[]		0x0: both inputs float.		
				0x1: floating short of IN5 to IN6. Only if PAIR56 is set to 1.		
				0x2: IN5 and IN6 connected to VC1. Also shorted together if PAIR56 is set to 1.		
				0x3: IN5 and IN6 connected to VC2. Also shorted together if PAIR56 is set to 1.		
				0x4: IN5 connected to VC1. IN6 floating.		
				0x5: IN5 connected to VC1. IN6 connected to VC2.		
				0x6: IN5 connected to VC2. IN6 floating.		
				0x7: IN5 connected to VC2. IN6 connected to VC1.		
				0x8: IN5 floating. IN6 connected to VC1.		
				0x9: IN5 floating. IN6 connected to VC2.		
		[7:4]	INP_SLEEP_34	Input pair sleep state for IN3 and IN4 inputs.	0x0	R/W
				0x0: both inputs float.		
				0x1: floating short of IN3 to IN4. Only if PAIR34 is set to 1.		
				0x2: IN3 and IN4 connected to VC1. Also shorted together if PAIR34 is set to 1.		
				0x3: IN3 and IN4 connected to VC2. Also shorted together if PAIR34 is set to 1.		
				0x4: IN3 connected to VC1. IN4 floating.		
				0x5: IN3 connected to VC1. IN4 connected to VC2.		
				0x6: IN3 connected to VC2. IN4 floating.		
				0x7: IN3 connected to VC2. IN4 connected to VC1.		
				0x8: IN3 floating. IN4 connected to VC1.		
				0x9: IN3 floating. IN4 connected to VC2.	0x0	
		[3:0]	INP_SLEEP_12	Input pair sleep state for IN1 and IN2 inputs.		R/W
				0x0: both inputs float.		
				0x1: floating short of IN1 to IN2. Only if PAIR12 is set to 1.		
				0x2: IN1 and IN2 connected to VC1. Also shorted together if PAIR12		
				is set to 1.		
				0x3: IN1 and IN2 connected to VC2. Also shorted together if PAIR12 is set to 1.		
				0x4: IN1 connected to VC1. IN2 floating.		
				0x5: IN1 connected to VC1. IN2 connected to VC2.		
				0x6: IN1 connected to VC2. IN2 floating.		

Addr	Name	Bits	Bit Name	Description	Reset	Access
				0x7: IN1 connected to VC2. IN2 connected to VC1.		
				0x8: IN1 floating. IN2 connected to VC1.		
				0x9: IN1 floating. IN2 connected to VC2.		
0x0021	INPUT_CFG	[15:8]	Reserved	Reserved.	0x0	R
		[7:6]	VC2_SLEEP	VC2 sleep state.	0x0	R/W
				0: VC2 set to AVDD during sleep.		
				1: VC2 set to ground during sleep.		
				10: VC2 floating during sleep.		
		[5:4]	VC1_SLEEP	VC1 sleep state.	0x0	R/W
				0: VC1 set to AVDD during sleep.		
				1: VC1 set to ground during sleep.		
				10: VC1 floating during sleep.		
		3	PAIR78	Input pair configuration.	0x0	R/W
				0: IN7 and IN8 configured as two single-ended inputs.		
				1: IN7 and IN8 configured as a differential pair.		
		2	PAIR56	Input pair configuration.	0x0	R/W
				0: IN5 and IN6 configured as two single-ended inputs.		
				1: IN5 and IN6 configured as a differential pair.		
		1	PAIR34	Input pair configuration.	0x0	R/W
				0: IN3 and IN4 configured as two single-ended inputs.		
				1: IN3 and IN4 configured as a differential pair.		
		0	PAIR12	Input pair configuration.	0x0	R/W
				0: IN1 and IN2 configured as two single-ended inputs.		
				1: IN1 and IN2 configured as a differential pair.		

### **INTERRUPT STATUS AND CONTROL REGISTERS**

Table 31. Interrupt Status and Control Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
0x0000	FIFO_STATUS	15	CLEAR_FIFO	Clear FIFO. Write a 1 to empty the FIFO while the FIFO is not being accessed. This resets FIFO_BYTE_COUNT and clears the INT_FIFO_OFLOW, INT_FIFO_UFLOW, and INT_FIFO_TH status bits.	0x0	R/W1C
		14	INT_FIFO_UFLOW	FIFO underflow error. This bit is set when the FIFO is read while empty. Write 1 to this bit to clear the interrupt. This bit is also cleared if the FIFO is cleared using the CLEAR_FIFO bit.	0x0	R/W1C
		13	INT_FIFO_OFLOW	FIFO overflow error. This bit is set when data was not written to the FIFO due to lack of space. Write 1 to this bit to clear the interrupt. This bit is also cleared if the FIFO is cleared with the CLEAR_FIFO bit.	0x0	R/W1C
		[12:11]	Reserved	Reserved.	0x0	R
		[10:0]	FIFO_BYTE_COUNT	This field indicates the number of bytes in the FIFO.	0x0	R
0x0001	INT_STATUS_DATA	15	INT_FIFO_TH	FIFO_TH interrupt status. This bit is set during a FIFO write when the number of bytes in the FIFO exceeds the FIFO_TH register value. Write 1 to this bit to clear this interrupt. This bit can also be automatically cleared when the FIFO_DATA register is read if the INT_ACLEAR_FIFO bit is set.	0x0	R/W1C
		[14:12]	Reserved	Reserved.	0x0	R
		11	INT_DATA_L	Time Slot L data register interrupt status. This bit is set every time the Time Slot L data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot L data registers are read if the INT_ACLEAR_DATA_L bit is set.	0x0	R/W1C

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
		10	INT_DATA_K	Time Slot K data register interrupt status. This bit is set every time the Time Slot K data registers get updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot K data registers are read if the INT_ACLEAR_DATA_K bit is set.	0x0	R/W1C
		9	INT_DATA_J	Time Slot J data register interrupt status. This bit is set every time the Time Slot J data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot J data registers are read if the INT_ACLEAR_DATA_J bit is set.	0x0	R/W1C
		8	INT_DATA_I	Time Slot I data register interrupt status. This bit is set every time the Time Slot I data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot I data registers are read if the INT_ACLEAR_DATA_I bit is set.	0x0	R/W1C
		7	INT_DATA_H	Time Slot H data register interrupt status. This bit is set every time the Time Slot H data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot H data registers are read if the INT_ACLEAR_DATA_H bit is set.	0x0	R/W1C
		6	INT_DATA_G	Time Slot G data register interrupt status. This bit is set every time the Time Slot G data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot G data registers are read if the INT_ACLEAR_DATA_G bit is set.	0x0	R/W1C
		5	INT_DATA_F	Time Slot F data register interrupt status. This bit is set every time the Time Slot F data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot F data registers are read if the INT_ACLEAR_DATA_F bit is set.	0x0	R/W1C
		4	INT_DATA_E	Time Slot E data register interrupt status. This bit is set every time the Time Slot E data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot E data registers are read if the INT_ACLEAR_DATA_E bit is set.	0x0	R/W1C
		3	INT_DATA_D	Time Slot D data register interrupt status. This bit is set every time the Time Slot D data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot D data registers are read if the INT_ACLEAR_DATA_D bit is set.	0x0	R/W1C
		2	INT_DATA_C	Time Slot C data register interrupt status. This bit is set every time the Time Slot C data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot C data registers are read if the INT_ACLEAR_DATA_C bit is set.	0x0	R/W1C
		1	INT_DATA_B	Time Slot B data register interrupt status. This bit is set every time the Time Slot B data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot B data registers are read if the INT_ACLEAR_DATA_B bit is set.	0x0	R/W1C
		0	INT_DATA_A	Time Slot A data register interrupt status. This bit is set every time the Time Slot A data registers are updated. Write 1 to this bit to clear the interrupt. The interrupt is cleared automatically when the Time Slot A data registers are read if the INT_ACLEAR_DATA_A bit is set.	0x0	R/W1C

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
0x0002	INT_STATUS_LEV0	[15:12]	Reserved	Reserved.	0x0	R
		11	INT_LEVO_L	Time Slot L Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		10	INT_LEVO_K	Time Slot K Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		9	INT_LEVO_J	Time Slot J Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		8	INT_LEVO_I	Time Slot I Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		7	INT_LEVO_H	Time Slot H Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		6	INT_LEVO_G	Time Slot G Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		5	INT_LEVO_F	Time Slot F Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		4	INT_LEVO_E	Time Slot E Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		3	INT_LEVO_D	Time Slot D Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		2	INT_LEVO_C	Time Slot C Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		1	INT_LEVO_B	Time Slot B Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		0	INT_LEVO_A	Time Slot A Level 0 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
0x0003	INT_STATUS_LEV1	[15:12]	Reserved	Reserved.	0x0	R
		11	INT_LEV1_L	Time Slot L Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		10	INT_LEV1_K	Time Slot K Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		9	INT_LEV1_J	Time Slot J Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		8	INT_LEV1_I	Time Slot I Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		7	INT_LEV1_H	Time Slot H Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		6	INT_LEV1_G	Time Slot G Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		5	INT_LEV1_F	Time Slot F Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		4	INT_LEV1_E	Time Slot E Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		3	INT_LEV1_D	Time Slot D Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		2	INT_LEV1_C	Time Slot C Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		1	INT_LEV1_B	Time Slot B Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
		0	INT_LEV1_A	Time Slot A Level 1 interrupt status. This bit is set during a data register update when the configured criteria is met.	0x0	R/W1C
0x0004	INT_STATUS_TC1	[15:12]		Reserved.	0x0	R
		11	INT_TCLN1_L	Time Slot L Channel 1 ceiling detection interrupt status.  This bit is set during a data register update when  Channel 1 exceeds the threshold level during Time Slot L	0x0	R/W1C
		10	INT_TCLN1_K	Channel 1 exceeds the threshold level during Time Slot L.  Time Slot K Channel 1 ceiling detection interrupt status. This bit is set during a data register update when Channel 1 exceeds the threshold level during Time Slot K.	0x0	R/W1C

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
		9	INT_TCLN1_J	Time Slot J Channel 1 ceiling detection interrupt status. This bit is set during a data register update when Channel 1 exceeds the threshold level during Time Slot J.	0x0	R/W1C
		8	INT_TCLN1_I	Time Slot I Channel 1 ceiling detection interrupt status. This bit is set during a data register update when Channel 1 exceeds the threshold level during Time Slot I.	0x0	R/W1C
		7	INT_TCLN1_H	Time Slot H Channel 1 ceiling detection interrupt status. This bit is set during a data register update when Channel 1 exceeds the threshold level during Time Slot H.	0x0	R/W1C
		6	INT_TCLN1_G	Time Slot G Channel 1 ceiling detection interrupt status. This bit is set during a data register update when Channel 1 exceeds the threshold level during Time Slot G.	0x0	R/W1C
		5	INT_TCLN1_F	Time Slot F Channel 1 ceiling detection interrupt status. This bit is set during a data register update when Channel 1 exceeds the threshold level during Time Slot F.	0x0	R/W1C
		4	INT_TCLN1_E	Time Slot E Channel 1 ceiling detection interrupt status. This bit is set during a data register update when Channel 1 exceeds the threshold level during Time Slot E.	0x0	R/W1C
		3	INT_TCLN1_D	Time Slot D Channel 1 ceiling detection interrupt status. This bit is set during a data register update when Channel 1 exceeds the threshold level during Time Slot D.	0x0	R/W1C
		2	INT_TCLN1_C	Time Slot C Channel 1 ceiling detection interrupt status. This bit is set during a data register update when Channel 1 exceeds the threshold level during Time Slot C.	0x0	R/W1C
		1	INT_TCLN1_B	Time Slot B Channel 1 ceiling detection interrupt status. This bit is set during a data register update when Channel 1 exceeds the threshold level during Time Slot B.	0x0	R/W1C
		0	INT_TCLN1_A	Time Slot A Channel 1 ceiling detection interrupt status. This bit is set during a data register update when Channel 1 exceeds the threshold level during Time Slot A.	0x0	R/W1C
0x0005	INT_STATUS_TC2	[15:12]	Reserved	Reserved.	0x0	R
		11	INT_TCLN2_L	Time Slot L Channel 2 ceiling detection interrupt status. This bit is set during a data register update when Channel 2 exceeds the threshold level during Time Slot L.	0x0	R/W1C
		10	INT_TCLN2_K	Time Slot K Channel 2 ceiling detection interrupt status. This bit is set during a data register update when Channel 2 exceeds the threshold level during Time Slot K.	0x0	R/W1C
		9	INT_TCLN2_J	Time Slot J Channel 2 ceiling detection interrupt status. This bit is set during a data register update when Channel 2 exceeds the threshold level during Time Slot J.	0x0	R/W1C
		8	INT_TCLN2_I	Time Slot I Channel 2 ceiling detection interrupt status. This bit is set during a data register update when Channel 2 exceeds the threshold level during Time Slot I.	0x0	R/W1C
		7	INT_TCLN2_H	Time Slot H Channel 2 ceiling detection interrupt status. This bit is set during a data register update when Channel 2 exceeds the threshold level during Time Slot H.	0x0	R/W1C
		6	INT_TCLN2_G	Time Slot G Channel 2 ceiling detection interrupt status. This bit is set during a data register update when Channel 2 exceeds the threshold level during Time Slot G.	0x0	R/W1C
		5	INT_TCLN2_F	Time Slot F Channel 2 ceiling detection interrupt status. This bit is set during a data register update when Channel 2 exceeds the threshold level during Time Slot F.	0x0	R/W1C
		4	INT_TCLN2_E	Time Slot E Channel 2 ceiling detection interrupt status. This bit is set during a data register update when Channel 2 exceeds the threshold level during Time Slot E.	0x0	R/W1C
		3	INT_TCLN2_D	Time Slot D Channel 2 ceiling detection interrupt status. This bit is set during a data register update when Channel 2 exceeds the threshold level during Time Slot D.	0x0	R/W1C

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
		2	INT_TCLN2_C	Time Slot C Channel 2 ceiling detection interrupt status. This bit is set during a data register update when Channel 2 exceeds the threshold level during Time Slot C.	0x0	R/W1C
		1	INT_TCLN2_B	Time Slot B Channel 2 ceiling detection interrupt status. This bit is set during a data register update when Channel 2 exceeds the threshold level during Time Slot B.	0x0	R/W1C
		0	INT_TCLN2_A	Time Slot A Channel 2 ceiling detection interrupt status. This bit is set during a data register update when Channel 2 exceeds the threshold level during Time Slot A.	0x0	R/W1C
0x0007	INT_ACLEAR	15	INT_ACLEAR_FIFO	FIFO threshold interrupt autoclear enable. Set this bit to enable automatic clearing of the FIFO_TH interrupt each time the FIFO is read.	0x1	R/W
		[14:12]	Reserved	Reserved.	0x0	R
		11	INT_ACLEAR_DATA_L	Time Slot L interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_L interrupt each time the Time Slot L data registers are read.	0x1	R/W
		10	INT_ACLEAR_DATA_K	Time Slot K interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_K interrupt each time the Time Slot K data registers are read.	0x1	R/W
		9	INT_ACLEAR_DATA_J	Time Slot J interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_J interrupt each time the Time Slot J data registers are read.	0x1	R/W
		8	INT_ACLEAR_DATA_I	Time Slot I interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_I interrupt each time the Time Slot I data registers are read.	0x1	R/W
		7	INT_ACLEAR_DATA_H	Time Slot H interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_H interrupt each time the Time Slot H data registers are read.	0x1	R/W
		6	INT_ACLEAR_DATA_G	Time Slot G interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_G interrupt each time the Time Slot G data registers are read.	0x1	R/W
		5	INT_ACLEAR_DATA_F	Time Slot F interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_F interrupt each time the Time Slot F data registers are read.	0x1	R/W
		4	INT_ACLEAR_DATA_E	Time Slot E interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_E interrupt each time the Time Slot E data register is read.	0x1	R/W
		3	INT_ACLEAR_DATA_D	Time Slot D interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_D interrupt each time the Time Slot D data registers are read.	0x1	R/W
		2	INT_ACLEAR_DATA_C	Time Slot C interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_C interrupt each time the Time Slot C data registers are read.	0x1	R/W
		1	INT_ACLEAR_DATA_B	Time Slot B interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_B interrupt each time the Time Slot B data registers are read.	0x1	R/W
		0	INT_ACLEAR_DATA_A	Time Slot A interrupt autoclear enable. Set this bit to enable automatic clearing of the INT_DATA_A interrupt each time the Time Slot A data registers are read.	0x1	R/W

# ADPD4100/ADPD4101

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
0x0014	INT_ENABLE_XD	15	INTX_EN_FIFO_TH	INT_FIFO_TH interrupt enable. Write a 1 to this bit to enable drive of the FIFO threshold status on Interrupt X.	0x0	R/W
		14	INTX_EN_FIFO_UFLOW	INT_FIFO_UFLOW interrupt enable for Interrupt X. Write a 1 to this bit to enable drive of the FIFO underflow status on Interrupt X.	0x0	R/W
		13	INTX_EN_FIFO_OFLOW	INT_FIFO_OFLOW interrupt enable for Interrupt X. Write a 1 to this bit to enable drive of the FIFO overflow status on Interrupt X.	0x0	R/W
		12	Reserved	Reserved.	0x0	R
		11	INTX_EN_DATA_L	INT_DATA_L interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_L status on Interrupt X.	0x0	R/W
		10	INTX_EN_DATA_K	INT_DATA_K interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_K status on Interrupt X.	0x0	R/W
		9	INTX_EN_DATA_J	INT_DATA_J interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_J status on Interrupt X.	0x0	R/W
		8	INTX_EN_DATA_I	INT_DATA_I interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_I status on Interrupt X.	0x0	R/W
		7	INTX_EN_DATA_H	INT_DATA_H interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_H status on Interrupt X.	0x0	R/W
		6	INTX_EN_DATA_G	INT_DATA_G interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_G status on Interrupt X.	0x0	R/W
		5	INTX_EN_DATA_F	INT_DATA_F interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_F status on Interrupt X.	0x0	R/W
		4	INTX_EN_DATA_E	INT_DATA_E interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_E status on Interrupt X.	0x0	R/W
		3	INTX_EN_DATA_D	INT_DATA_D interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_D status on Interrupt X.	0x0	R/W
		2	INTX_EN_DATA_C	INT_DATA_C interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_C status on Interrupt X.	0x0	R/W
		1	INTX_EN_DATA_B	INT_DATA_B interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_B status on Interrupt X.	0x0	R/W
		0	INTX_EN_DATA_A	INT_DATA_A interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_A status on Interrupt X.	0x0	R/W
0x0015	INT_ENABLE_YD	15	INTY_EN_FIFO_TH	INT_FIFO_TH interrupt enable. Write a 1 to this bit to enable drive of the FIFO threshold status on Interrupt Y.	0x0	R/W
		14	INTY_EN_FIFO_UFLOW	INT_FIFO_UFLOW interrupt enable for Interrupt Y. Write a 1 to this bit to enable drive of the FIFO underflow status on Interrupt Y.	0x0	R/W
		13	INTY_EN_FIFO_OFLOW	INT_FIFO_OFLOW interrupt enable for Interrupt Y. Write a 1 to this bit to enable drive of the FIFO overflow status on Interrupt Y.	0x0	R/W
		12	Reserved	Reserved.	0x0	R
		11	INTY_EN_DATA_L	INT_DATA_L interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_L status on Interrupt Y.	0x0	R/W
		10	INTY_EN_DATA_K	INT_DATA_K interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_K status on Interrupt Y.	0x0	R/W
		9	INTY_EN_DATA_J	INT_DATA_J interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_J status on Interrupt Y.	0x0	R/W
		8	INTY_EN_DATA_I	INT_DATA_I interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_I status on Interrupt Y.	0x0	R/W
		7	INTY_EN_DATA_H	INT_DATA_H interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_H status on Interrupt Y.	0x0	R/W
		6	INTY_EN_DATA_G	INT_DATA_G interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_G status on Interrupt Y.	0x0	R/W
		5	INTY_EN_DATA_F	INT_DATA_F interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_F status on Interrupt Y.	0x0	R/W
		4	INTY_EN_DATA_E	INT_DATA_E interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_E status on Interrupt Y.	0x0	R/W

Rev. 0 | Page 77 of 101

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
		3	INTY_EN_DATA_D	INT_DATA_D interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_D status on Interrupt Y.	0x0	R/W
		2	INTY_EN_DATA_C	INT_DATA_C interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_C status on Interrupt Y.	0x0	R/W
		1	INTY_EN_DATA_B	INT_DATA_B interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_B status on Interrupt Y.	0x0	R/W
		0	INTY_EN_DATA_A	INT_DATA_A interrupt enable. Write a 1 to this bit to enable drive of INT_DATA_A status on Interrupt Y.	0x0	R/W
0x0016	INT_ENABLE_XL0	[15:12]	Reserved	Reserved.	0x0	R
		11	INTX_EN_LEVO_L	INT_LEVO_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_L status on Interrupt X.	0x0	R/W
		10	INTX_EN_LEVO_K	INT_LEVO_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_K status on Interrupt X.	0x0	R/W
		9	INTX_EN_LEV0_J	INT_LEVO_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_J status on Interrupt X.	0x0	R/W
		8	INTX_EN_LEV0_I	INT_LEVO_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_I status on Interrupt X.	0x0	R/W
		7	INTX_EN_LEV0_H	INT_LEVO_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_H status on Interrupt X.	0x0	R/W
		6	INTX_EN_LEV0_G	INT_LEVO_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_G status on Interrupt X.	0x0	R/W
		5	INTX_EN_LEV0_F	INT_LEVO_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_F status on Interrupt X.	0x0	R/W
		4	INTX_EN_LEV0_E	INT_LEVO_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_E status on Interrupt X.	0x0	R/W
		3	INTX_EN_LEV0_D	INT_LEVO_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_D status on Interrupt X.	0x0	R/W
		2	INTX_EN_LEV0_C	INT_LEVO_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_C status on Interrupt X.	0x0	R/W
		1	INTX_EN_LEV0_B	INT_LEVO_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_B status on Interrupt X.	0x0	R/W
		0	INTX_EN_LEVO_A	INT_LEVO_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_A status on Interrupt X.	0x0	R/W
0x0017	INT_ENABLE_XL1	[15:12]	Reserved	Reserved.	0x0	R
		11	INTX_EN_LEV1_L	INT_LEV1_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_L status on Interrupt X.	0x0	R/W
		10	INTX_EN_LEV1_K	INT_LEV1_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_K status on Interrupt X.	0x0	R/W
		9	INTX_EN_LEV1_J	INT_LEV1_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_J status on Interrupt X.	0x0	R/W
		8	INTX_EN_LEV1_I	INT_LEV1_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_I status on Interrupt X.	0x0	R/W
		7	INTX_EN_LEV1_H	INT_LEV1_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_H status on Interrupt X.	0x0	R/W
		6	INTX_EN_LEV1_G	INT_LEV1_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_G status on Interrupt X.	0x0	R/W
		5	INTX_EN_LEV1_F	INT_LEV1_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_F status on Interrupt X.	0x0	R/W
		4	INTX_EN_LEV1_E	INT_LEV1_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_E status on Interrupt X.	0x0	R/W
		3	INTX_EN_LEV1_D	INT_LEV1_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_D status on Interrupt X.	0x0	R/W
		2	INTX_EN_LEV1_C	INT_LEV1_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_C status on Interrupt X.	0x0	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
		1	INTX_EN_LEV1_B	INT_LEV1_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_B status on Interrupt X.	0x0	R/W
		0	INTX_EN_LEV1_A	INT_LEV1_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_A status on Interrupt X.	0x0	R/W
0x0018	INT_ENABLE_XT1	[15:12]	Reserved	Reserved.	0x0	R
		11	INTX_EN_TCLN1_L	INT_TCLN1_L interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_L status on Interrupt X.	0x0	R/W
		10	INTX_EN_TCLN1_K	INT_TCLN1_K interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_K status on Interrupt X.	0x0	R/W
		9	INTX_EN_TCLN1_J	INT_TCLN1_J interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_J status on Interrupt X.	0x0	R/W
		8	INTX_EN_TCLN1_I	INT_TCLN1_I interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_I status on Interrupt X.	0x0	R/W
		7	INTX_EN_TCLN1_H	INT_TCLN1_H interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_H status on Interrupt X.	0x0	R/W
		6	INTX_EN_TCLN1_G	INT_TCLN1_G interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_G status on Interrupt X.	0x0	R/W
		5	INTX_EN_TCLN1_F	INT_TCLN1_F interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_F status on Interrupt X.	0x0	R/W
		4	INTX_EN_TCLN1_E	INT_TCLN1_E interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_E status on Interrupt X.	0x0	R/W
		3	INTX_EN_TCLN1_D	INT_TCLN1_D interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_D status on Interrupt X.	0x0	R/W
		2	INTX_EN_TCLN1_C	INT_TCLN1_C interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_C status on Interrupt X.	0x0	R/W
		1	INTX_EN_TCLN1_B	INT_TCLN1_B interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_B status on Interrupt X.	0x0	R/W
		0	INTX_EN_TCLN1_A	INT_TCLN1_A interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_A status on Interrupt X.	0x0	R/W
0x0019	INT_ENABLE_XT2	[15:12]	Reserved	Reserved.	0x0	R
		11	INTX_EN_TCLN2_L	INT_TCLN2_L interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_L status on Interrupt X.	0x0	R/W
		10	INTX_EN_TCLN2_K	INT_TCLN2_K interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_K status on Interrupt X.	0x0	R/W
		9	INTX_EN_TCLN2_J	INT_TCLN2_J interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_J status on Interrupt X.	0x0	R/W
		8	INTX_EN_TCLN2_I	INT_TCLN2_I interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_I status on Interrupt X.	0x0	R/W
		7	INTX_EN_TCLN2_H	INT_TCLN2_H interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_H status on Interrupt X.	0x0	R/W
		6	INTX_EN_TCLN2_G	INT_TCLN2_G interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_G status on Interrupt X.	0x0	R/W
		5	INTX_EN_TCLN2_F	INT_TCLN2_F interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_F status on Interrupt X.	0x0	R/W
		4	INTX_EN_TCLN2_E	INT_TCLN2_E interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_E status on Interrupt X.	0x0	R/W
		3	INTX_EN_TCLN2_D	INT_TCLN2_D interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_D status on Interrupt X.	0x0	R/W
		2	INTX_EN_TCLN2_C	INT_TCLN2_C interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_C status on Interrupt X.	0x0	R/W
		1	INTX_EN_TCLN2_B	INT_TCLN2_B interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_B status on Interrupt X.	0x0	R/W
		0	INTX_EN_TCLN2_A	INT_TCLN2_A interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_A status on Interrupt X.	0x0	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
0x001A	INT_ENABLE_YL0	[15:12]	Reserved	Reserved.	0x0	R
		11	INTY_EN_LEVO_L	INT_LEVO_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_L status on Interrupt Y.	0x0	R/W
		10	INTY_EN_LEVO_K	INT_LEVO_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_K status on Interrupt Y.	0x0	R/W
		9	INTY_EN_LEVO_J	INT_LEVO_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_J status on Interrupt Y.	0x0	R/W
		8	INTY_EN_LEVO_I	INT_LEVO_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_I status on Interrupt Y.	0x0	R/W
		7	INTY_EN_LEVO_H	INT_LEVO_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_H status on Interrupt Y.	0x0	R/W
		6	INTY_EN_LEVO_G	INT_LEV0_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_G status on Interrupt Y.	0x0	R/W
		5	INTY_EN_LEVO_F	INT_LEV0_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_F status on Interrupt Y.	0x0	R/W
		4	INTY_EN_LEVO_E	INT_LEV0_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_E status on Interrupt Y.	0x0	R/W
		3	INTY_EN_LEV0_D	INT_LEV0_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_D status on Interrupt Y.	0x0	R/W
		2	INTY_EN_LEVO_C	INT_LEVO_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_C status on Interrupt Y.	0x0	R/W
		1	INTY_EN_LEVO_B	INT_LEV0_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV0_B status on Interrupt Y.	0x0	R/W
		0	INTY_EN_LEVO_A	INT_LEVO_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEVO_A status on Interrupt Y.	0x0	R/W
0x001B	INT_ENABLE_YL1	[15:12]	Reserved	Reserved.	0x0	R
		11	INTY_EN_LEV1_L	INT_LEV1_L interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_L status on Interrupt Y.	0x0	R/W
		10	INTY_EN_LEV1_K	INT_LEV1_K interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_K status on Interrupt Y.	0x0	R/W
		9	INTY_EN_LEV1_J	INT_LEV1_J interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_J status on Interrupt Y.	0x0	R/W
		8	INTY_EN_LEV1_I	INT_LEV1_I interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_I status on Interrupt Y.	0x0	R/W
		7	INTY_EN_LEV1_H	INT_LEV1_H interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_H status on Interrupt Y.	0x0	R/W
		6	INTY_EN_LEV1_G	INT_LEV1_G interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_G status on Interrupt Y.	0x0	R/W
		5	INTY_EN_LEV1_F	INT_LEV1_F interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_F status on Interrupt Y.	0x0	R/W
		4	INTY_EN_LEV1_E	INT_LEV1_E interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_E status on Interrupt Y.	0x0	R/W
		3	INTY_EN_LEV1_D	INT_LEV1_D interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_D status on Interrupt Y.	0x0	R/W
		2	INTY_EN_LEV1_C	INT_LEV1_C interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_C status on Interrupt Y.	0x0	R/W
		1	INTY_EN_LEV1_B	INT_LEV1_B interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_B status on Interrupt Y.	0x0	R/W
		0	INTY_EN_LEV1_A	INT_LEV1_A interrupt enable. Write a 1 to this bit to enable drive of INT_LEV1_A status on Interrupt Y.	0x0	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
0x001C	INT_ENABLE_YT1	[15:12]	Reserved	Reserved.	0x0	R
		11	INTY_EN_TCLN1_L	INT_TCLN1_L interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_L status on Interrupt Y.	0x0	R/W
		10	INTY_EN_TCLN1_K	INT_TCLN1_K interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_K status on Interrupt Y.	0x0	R/W
		9	INTY_EN_TCLN1_J	INT_TCLN1_J interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_J status on Interrupt Y.	0x0	R/W
		8	INTY_EN_TCLN1_I	INT_TCLN1_I interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_I status on Interrupt Y.	0x0	R/W
		7	INTY_EN_TCLN1_H	INT_TCLN1_H interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_H status on Interrupt Y.	0x0	R/W
		6	INTY_EN_TCLN1_G	INT_TCLN1_G interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_G status on Interrupt Y.	0x0	R/W
		5	INTY_EN_TCLN1_F	INT_TCLN1_F interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_F status on Interrupt Y.	0x0	R/W
		4	INTY_EN_TCLN1_E	INT_TCLN1_E interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_E status on Interrupt Y.	0x0	R/W
		3	INTY_EN_TCLN1_D	INT_TCLN1_D interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_D status on Interrupt Y.	0x0	R/W
		2	INTY_EN_TCLN1_C	INT_TCLN1_C interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_C status on Interrupt Y.	0x0	R/W
		1	INTY_EN_TCLN1_B	INT_TCLN1_B interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_B status on Interrupt Y.	0x0	R/W
		0	INTY_EN_TCLN1_A	INT_TCLN1_A interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN1_A status on Interrupt Y.	0x0	R/W
0x001D	INT_ENABLE_YT2	[15:12]	Reserved	Reserved.	0x0	R
		11	INTY_EN_TCLN2_L	INT_TCLN2_L interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_L status on Interrupt Y.	0x0	R/W
		10	INTY_EN_TCLN2_K	INT_TCLN2_K interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_K status on Interrupt Y.	0x0	R/W
		9	INTY_EN_TCLN2_J	INT_TCLN2_J interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_J status on Interrupt Y.	0x0	R/W
		8	INTY_EN_TCLN2_I	INT_TCLN2_I interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_I status on Interrupt Y.	0x0	R/W
		7	INTY_EN_TCLN2_H	INT_TCLN2_H interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_H status on Interrupt Y.	0x0	R/W
		6	INTY_EN_TCLN2_G	INT_TCLN2_G interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_G status on Interrupt Y.	0x0	R/W
		5	INTY_EN_TCLN2_F	INT_TCLN2_F interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_F status on Interrupt Y.	0x0	R/W
		4	INTY_EN_TCLN2_E	INT_TCLN2_E interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_E status on Interrupt Y.	0x0	R/W
		3	INTY_EN_TCLN2_D	INT_TCLN2_D interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_D status on Interrupt Y.	0x0	R/W
		2	INTY_EN_TCLN2_C	INT_TCLN2_C interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_C status on Interrupt Y.	0x0	R/W
		1	INTY_EN_TCLN2_B	INT_TCLN2_B interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_B status on Interrupt Y.	0x0	R/W
		0	INTY_EN_TCLN2_A	INT_TCLN2_A interrupt enable. Write a 1 to this bit to enable drive of INT_TCLN2_A status on Interrupt .	0x0	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access <sup>1</sup>
0x001E	FIFO_STATUS_BYTES	[15:9]	Reserved	Reserved.	0x0	R
		8	ENA_STAT_TCX	Enable Channel 1 and Channel 2 TIA ceiling detection interrupt status byte for Time Slot I through Time Slot L. This byte contains the interrupt status for the Channel 1 and Channel 2 interrupts for Time Slot I through Time Slot L.	0x0	R
		7	ENA_STAT_TC2	Enable Channel 2 TIA ceiling detection interrupt status byte for Time Slot A through Time Slot H. This byte contains the interrupt status for the Channel 2 and Channel 2 interrupts for Time Slot A through Time Slot H.	0x0	R
		6	ENA_STAT_TC1	Enable Channel 1 TIA ceiling detection interrupt status byte for Time Slot A through Time Slot H. This byte contains the interrupt status for the Channel 1 and Channel 2 interrupts for Time Slot A through Time Slot H.	0x0	R
		5	ENA_STAT_LX	Enable Level 0 and Level 1 interrupt status byte for Time Slot I through Time Slot L. This byte contains the interrupt status for the Level 0 and Level 1 interrupts for Time Slot I through Time Slot L.	0x0	R/W
		4	ENA_STAT_L1	Enable Level 1 interrupt status byte for Time Slot A through Time Slot H. This byte contains the interrupt status for the Level 1 interrupts for Time Slot A through Time Slot H.	0x0	R/W
		3	ENA_STAT_L0	Enable Level 0 interrupt status byte for Time Slot A through Time Slot H. This byte contains the interrupt status for Level Interrupt 0 for Time Slot A through Time Slot H.	0x0	R/W
		2	ENA_STAT_D2	Enable data interrupt status byte for Time Slot I through Time Slot L. This byte contains the data interrupt status for Time Slot I through Time Slot L.	0x0	R/W
		1	ENA_STAT_D1	Enable data interrupt status byte for Time Slot A through Time Slot H. This byte is the data interrupt status for Time Slot A through Time Slot H.	0x0	R/W
		0	ENA_STAT_SUM	Enable status summary byte. When enabled, write a status byte containing the summary pattern to the FIFO following the last enabled time slot data.	0x0	R/W

<sup>&</sup>lt;sup>1</sup> R/W1C means write 1 to clear.

## THRESHOLD SETUP AND CONTROL REGISTERS

Table 32. Threshold Setup and Control Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0006	FIFO_TH	[15:10]	Reserved	Reserved.	0x00	R
		[9:0]	FIFO_TH	FIFO interrupt generation threshold. Generate FIFO interrupt during a FIFO write when the number of bytes in the FIFO exceeds this value. The FIFO is 512 bytes. Therefore, the maximum value for FIFO_TH is 0x1FF.	0x000	R/W
0x0115	THRESH_CFG_A	[15:8]	Reserved	Reserved.	0x0	R
0x0135	THRESH_CFG_B	7	THRESH1_CHAN_x	Select channel for Level 1 interrupt.	0x0	R/W
0x0155	THRESH_CFG_C			0: use Channel 1.		
0x0175	THRESH_CFG_D			1: use Channel 2.		
0x0195	THRESH_CFG_E	6	THRESH1_DIR_x	Direction of comparison for Level 1 interrupt.	0x0	R/W
0x01B5	THRESH_CFG_F			0: set when below Level 1 interrupt threshold.		
0x01D5	THRESH_CFG_G			1: set when above Level 1 interrupt threshold.		
0x01F5	THRESH_CFG_H	[5:4]	THRESH1_TYPE_x	Type of comparison for Level 1 interrupt.	0x0	R/W
0x0215	THRESH_CFG_I			0: off (no comparison).		
0x0235	THRESH_CFG_J			1: compare to signal.		
0x0255	THRESH_CFG_K			10: compare to dark.		
0x0275	THRESH_CFG_L			11: reserved.		

Addr	Name	Bits	Bit Name	Description	Reset	Access
		3	THRESH0_CHAN_x	Select channel for Level 0 interrupt.	0x0	R/W
				0: use Channel 1.		
				1: use Channel 2.		
		2	THRESH0_DIR_x	Direction of comparison for Level 0 interrupt.	0x0	R/W
				0: set when below Level 0 interrupt threshold.		
				1: set when above Level 0 interrupt threshold.		
		[1:0]	THRESH0_TYPE_x	Type of comparison for Level 0 interrupt.	0x0	R/W
				0: off (no comparison).		
				1: compare to signal.		
				10: compare to dark.		
				11: reserved.		
0x0116	THRESHO_A	[15:13]	Reserved	Reserved.	0x0	R
0x0136	THRESHO_B	[12:8]	THRESH0_SHIFT_x	Shift for Level 0 interrupt comparison threshold. Shift	0x0	R/W
0x0156	THRESH0_C			THRESHO_VALUE_x by this amount before comparing.		
0x0176	THRESH0_D	[7:0]	THRESH0_VALUE_x	Value for Level 0 interrupt comparison threshold.	0x0	R/W
0x0196	THRESHO_E			·		
0x01B6	THRESHO_F					
0x01D6	THRESH0_G					
0x01F6	THRESHO_H					
0x0216	THRESHO_I					
0x0236	THRESH0_J					
0x0256	THRESHO_K					
0x0276	THRESHO_L					
0x0117	THRESH1_A	[15:13]	Reserved	Reserved.	0x0	R
0x0137	THRESH1_B	[12:8]	THRESH1_SHIFT_x	Shift for Level 1 interrupt comparison threshold. Shift	0x0	R/W
0x0157	THRESH1_C			THRESH1_VALUE_x by this amount before comparing.		
0x0177	THRESH1_D	[7:0]	THRESH1_VALUE_x	Value for Level 1 interrupt comparison threshold.	0x0	R/W
0x0197	THRESH1_E					
0x01B7	THRESH1_F					
0x01D7	THRESH1_G					
0x01F7	THRESH1_H					
0x0217	THRESH1_I					
0x0237	THRESH1_J					
0x0257	THRESH1_K					
0x0277	THRESH1_L					

## **CLOCK AND TIMESTAMP SETUP AND CONTROL REGISTERS**

Table 33. Clock and Timestamp Setup and Control Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0009	OSC32M	[15:8]	Reserved	Reserved.	0x0	R
		[7:0]	OSC_32M_FREQ_ADJ	High frequency oscillator frequency control. 0x00 is the lowest frequency, and 0xFF is maximum frequency.	0x80	R/W
0x000A OSC32M_CAL		15	OSC_32M_CAL_START	Start high frequency oscillator calibration cycle. Writing a 1 to this bit causes the high frequency oscillator calibration cycle to occur. 32 MHz oscillator cycles are counted during 128 low frequency oscillator cycles if using the 1 MHz low frequency oscillator, or 32 low frequency oscillator cycles if using the 32 kHz low frequency oscillator. The OSC_32M_CAL_COUNT bits are updated with the count. The calibration circuit clears the OSC_32M_CAL_START bit when the calibration cycle is completed.	0x0	R/W
		[14:0]	OSC_32M_CAL_COUNT	High frequency oscillator calibration count. These bits contain the total number of 32 MHz cycles that occurred during the last high frequency oscillator calibration cycle.	0x0	R
0x000B	OSC1M	[15:11]	Reserved	Reserved.	0x0	R
0.0000		10	CLK_CAL_ENA	Enables clock for oscillator calibration. When set to 0 (default), the oscillator calibration circuitry is disabled. Set this bit to 1 to turn on the oscillator calibration circuitry.	0x0	R/W
		[9:0]	OSC_1M_FREQ_ADJ	Low frequency oscillator frequency control. 0x000 is the lowest frequency, and 0x3FF is maximum frequency.	0x2B2	R/W
0x000C	OSC32K	15	CAPTURE_TIMESTAMP	Enable time stamp capture. This bit is used to activate the time stamp capture function. When set, the next rising edge on the time stamp input (defaults to GPIO0) causes a time stamp capture. This bit is cleared when the time stamp occurs.	0x0	R/W
		[14:6]	Reserved	Reserved.	0x0	R
		[5:0]	OSC_32K_ADJUST	32 kHz oscillator trim.	0x12	R/W
				00 0000: maximum frequency.		
				01 0010: default frequency.		
				11 1111: minimum frequency.		
0x0011	STAMP_L	[15:0]	TIMESTAMP_COUNT_L	Count at last time stamp. Lower 16 bits.	0x0	R
0x0012	STAMP_H	[15:0]	TIMESTAMP_COUNT_H	Count at last time stamp. Upper 16 bits.	0x0	R
0x0013	STAMPDELTA	[15:0]	TIMESTAMP_SLOT_DELTA	Count remaining until next time slot start.	0x0	R

## **SYSTEM REGISTERS**

**Table 34. System Register Details** 

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0008	CHIP_ID	[15:8]	Version	Mask version.	0x2	R
		[7:0]	CHIP_ID	Chip ID.	0xC2	R
0x002E	DATA_HOLD_FLAG	[15:12]	Reserved	Reserved.	0x0	R
		11	HOLD_REGS_L	Prevent update of Time Slot L data registers.	0x0	R/W
				0: allow data register update.		
1: hold current contents of data register.  10 HOLD_REGS_K Prevent update of time Slot K data register  0: allow data register update.				1: hold current contents of data register.		
		10	HOLD_REGS_K	Prevent update of time Slot K data registers.	0x0	R/W
		0: allow data register update.				
				1: hold current contents of data register.		
		9	HOLD_REGS_J	Prevent update of Time Slot J data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		8	HOLD_REGS_I	Prevent update of Time Slot I data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		

Rev. 0 | Page 84 of 101

Addr	Name	Bits	Bit Name	Description	Reset	Access
		7	HOLD_REGS_H	Prevent Update of Time Slot H data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		6	HOLD_REGS_G	Prevent update of Time Slot G data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		5	HOLD_REGS_F	Prevent update of Time Slot F data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		4	HOLD_REGS_E	Prevent update of Time Slot E data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		3	HOLD_REGS_D	Prevent update of Time Slot D data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		2	HOLD_REGS_C	Prevent update of Time Slot C data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		1	HOLD_REGS_B	Prevent update of Time Slot B data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
		0	HOLD_REGS_A	Prevent update of Time Slot A data registers.	0x0	R/W
				0: allow data register update.		
				1: hold current contents of data register.		
0x00B6	I2C_KEY	[15:12]	I2C_KEY_MATCH	Write the I2C_KEY_MATCH bits to specify which GPIOx pins must be high to change the slave address. A 0 ignores that specific GPIO input. A 1 selects which GPIOx must be high to change the address. Any combination is allowed. Use Bit 12 for GPIO0, Bit 13 for GPIO1, Bit 14 for GPIO2, and Bit 15 for GPIO3.	0x0	R/W
		[11:0]	I2C_KEY	I <sup>2</sup> C address change key. Must write these bits to 0x4AD to change address. Write these bits at the same time that the I2C_KEY_MATCH bits are written.	0x0	R0/W
0x00B7	I2C_ADDR	[15:8]	I2C_SLAVE_KEY2	I <sup>2</sup> C key, Part 2. Must be written to 0xAD immediately following the write of the I2C_KEY bits. The GPIOx pins as selected in the I2C_KEY_MATCH bits must also be set high at this time.	0x0	R/W
		[7:1]	I2C_SLAVE_ADDR		0x24	R/W
		0	Reserved	Reserved.	0x0	R
			1	1		

## I/O SETUP AND CONTROL REGISTERS

Table 35. I/O Setup and Control Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0022	GPIO_CFG	[15:14]	GPIO_SLEW	Slew control for GPIOx pins.	0x0	R/W
				0: slowest.		
				1: slow.		
				10: fastest.		
				11: fast.		
		[13:12]	GPIO_DRV	Drive control for GPIOx pins.	0x0	R/W
			_	0: medium.		
				1: weak.		
				10: strong.		
				11: strong.		
		[11:9]	GPIO_PIN_CFG3	GPIO3 pin configuration.	0x0	R/W
				000: disabled (tristate, input buffer off).		
				001: enabled input.		
				010: output—normal.		
				011: output—inverted.		
				100: pull-down only—normal.		
				101: pull-down only—inverted.		
				110: pull-up only—normal.		
				111: pull-up only—inverted.		
		[8:6]	GPIO_PIN_CFG2	GPIO2 pin configuration.	0x0	R/W
		[515]		000: disabled (tristate, input buffer off).		1,4,11
				001: enabled input.		
				010: output—normal.		
				011: output—inverted.		
				100: pulldown only—normal.		
				101: pull-down only—inverted.		
				110: pull-up only—normal.		
				111: pull-up only—inverted.		
		[5:3]	GPIO_PIN_CFG1	GPIO1 pin configuration.	0x0	R/W
		[3.5]	G110_1111_C1 G1	000: disabled (tristate, input buffer off).	one.	""
				001: enabled input.		
				010: output—normal.		
				011: output—inverted.		
				100: pull-down only—normal.		
				101: pull-down only—inverted.		
				110: pull-up only—normal.		
				111: pull-up only—inverted.		
		[2:0]	GPIO_PIN_CFG0	GPIO0 pin configuration.	0x0	R/W
		[2.0]	G110_1111_C1 G0	000: disabled (tristate, input buffer off).	OXO	10,00
				001: enabled input.		
				010: output—normal.		
				011: output—inverted.		
				100: pull-down only—normal.		
				101: pull-down only—inverted.		
				110: pull-up only—inverted.		
				111: pull-up only—normal.		
		1		111. pali-up offiy—inverted.		

**Data Sheet** 

# ADPD4100/ADPD4101

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0023	GPIO01	15	Reserved	Reserved.	0x0	R
		[14:8]	GPIOOUT1	GPIO1 output signal select.	0x0	R/W
				0x00: Output Logic 0.		
				0x01: Output Logic 1.		
				0x02: Interrupt X.		
				0x03: Interrupt Y.		
				0x08: LED1x amplifier enable		
				0x09: LED2x amplifier enable		
				0x0A: LED3x amplifier enable		
				0x0B: LED4x amplifier enable		
				0x0C: Any LED amplifier enable		
				0x0F: 32 MHz oscillator output divided by 64 (500 kHz).		
				0x10: time slot specific output pattern defined by TS_GPIO_x and TS_GPIO_SLEEP bits.		
				0x11: in sleep state.		
				0x16: low frequency oscillator output.		
				0x17: 32 MHz oscillator output.		
				0x18: 32 MHz oscillator output divided by 32 (1 MHz).		
				0x20: Time Slot A active.		
				0x21: Time Slot B active.		
				0x22: Time Slot C active.		
				0x23: Time Slot C active.		
				0x24: Time Slot <i>B</i> active.		
				0x25: Time Slot E active.		
				0x26: Time Slot C active.		
				0x27: Time Slot G active.		
				0x28: Time Slot Factive.		
				0x29: Time Slot / active.		
				0x29: Time Slot J active.		
				0x2B: Time Slot K active.		
				0x30: Time Slot L active.  0x30: Time Slot A LED pulse.		
				0x31: Time Slot B LED pulse.		
				0x32: Time Slot C LED pulse.		
				0x33: Time Slot D LED pulse.		
				0x34: Time Slot E LED pulse.		
				0x35: Time Slot F LED pulse.		
				0x36: Time Slot G LED pulse.		
				0x37: Time Slot H LED pulse.		
				0x38: Time Slot I LED pulse.		
				0x39: Time Slot J LED pulse.		
				0x3A: Time Slot K LED pulse.		
				0x3B: Time Slot L LED pulse.		
				0x3F: any time slot LED pulse.		
				0x40: Time Slot A modulation pulse.		
				0x41: Time Slot B modulation pulse.		
				0x42: Time Slot C modulation pulse.		
				0x43: Time Slot D modulation pulse.		
				0x44: Time Slot E modulation pulse.		
				0x45: Time Slot F modulation pulse.		
				0x46: Time Slot G modulation pulse.		
				0x47: Time Slot H modulation pulse.		
				0x48: Time Slot I modulation pulse.		
				0x49: Time Slot J modulation pulse.		

Addr	Name	Bits	Bit Name	Description	Reset	Access
				0x4A: Time Slot K modulation pulse.		
				0x4B: Time Slot L modulation pulse.		
				0x4F: any time slot modulation pulse.		
				0x50: output data cycle occurred in Time Slot A, which is useful when synchronizing an external device to a decimated data rate from the ADPD4100/ADPD4101.		
				0x51: output data cycle occurred in Time Slot B.		
				0x52: output data cycle occurred in Time Slot C.		
				0x53: output data cycle occurred in Time Slot D.		
				0x54: output data cycle occurred in Time Slot E.		
				0x55: output data cycle occurred in Time Slot F.		
				0x56: output data cycle occurred in Time Slot G.		
				0x57: output data cycle occurred in Time Slot H.		
				0x58: output data cycle occurred in Time Slot I.		
				0x59: output data cycle occurred in Time Slot J.		
				0x5A: output data cycle occurred in Time Slot K.		
				0x5B: output data cycle occurred in Time Slot L.		
				0x5F: output data cycle occurred in any time slot.		
		7	Reserved	Reserved.	0x0	R
		[6:0]	GPIOOUT0	GPIO0 output signal select. Options are identical to those described in GPIOOUT1.	0x0	R/W
0x0024	GPIO23	15	Reserved	Reserved.	0x0	R
		[14:8]	GPIOOUT3	GPIO3 output signal select. Options are identical to those described in GPIOOUT1.	0x0	R/W
		7	Reserved	Reserved.	0x0	R
		[6:0]	GPIOOUT2	GPIO2 output signal select. Options are identical to those described in GPIOOUT1.	0x0	R/W
0x0025	GPIO_IN	[15:4]	Reserved	Reserved.	0x0	R
		[3:0]	GPIO_INPUT	GPIO input value (if enabled). Read back the value present on any GPIO enabled as an input. Bit 0 is GPIO1, Bit 1 is GPIO1, Bit 2 is GPIO2, and Bit 3 is GPIO3.	0x0	R
0x0026	GPIO_EXT	[15:9]	Reserved	Reserved.	0x0	R
		8	TS_GPIO_SLEEP	When GPIOOUTx is set to 0x10, the GPIO returns to the TS_GPIO_SLEEP value at the end of the time slot and during sleep.	0x0	R/W
		7	TIMESTAMP_INV	Time stamp trigger invert.	0x0	R/W
				0: time stamp trigger is rising edge.		
				1: time stamp trigger is falling edge.		
		6	TIMESTAMP_ALWAYS_EN	Enable time stamp always on. When set, do not automatically clear CAPTURE_TIMESTAMP. This bit provides an always activated time stamp.	0x0	R/W
		[5:4]	TIMESTAMP_GPIO	Time stamp GPIO select.	0x0	R/W
			_	0x0: use GPIO0 for time stamp (default).		
				0x1: use GPIO1 for time stamp.		
				0x2: use GPIO2 for time stamp.		
				0x3: use GPIO3 for time stamp		
		3	Reserved	Reserved.	0x0	R/W
		2	EXT_SYNC_EN	External sync enable. When enabled, use the GPIO selected by EXT_SYNC_GPIO to trigger samples rather than the period	0x0	R/W
		F4 5"	EVE CVA: C CO: C	counter.	0.0	D ***
		[1:0]	EXT_SYNC_GPIO	External synchronization GPIO select.	0x0	R/W
				00: use GPIO0 for external synchronization		
				01: use GPIO1 for external synchronization.		
				10: use GPIO2 for external synchronization.		
				11: use GPIO3 for external synchronization.		

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x00B4	IO_ADJUST	[15:7]	Reserved	Reserved.	0x000	R
		6	LOW_IOVDD_EN	Set to 0x0 if IOVDD of 3 V or higher is used. Default value of 0x1 used for IOVDD is lower than 3 V, because the typical value of IOVDD is 1.8 V.	0x1	R/W
		[5:4]	Reserved	Set to 0x01.	0x01	R/W
		[3:2]	SPI_SLEW	Slew control for SPI pins.	0x0	R/W
				0: slowest.		
				1: slow.		
				10: fastest.		
				11: fast.		
		[1:0]	SPI_DRV	Drive control for SPI pins.	0x0	R/W
				0: medium.		
				1: weak.		
				10: strong.		
				11: strong.		

## TIME SLOT CONFIGURATION REGISTERS

**Table 36. Time Slot Configuration Register Details** 

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0100 0x0120 0x0140	TS_CTRL_A TS_CTRL_B TS_CTRL_C	15	SUBSAMPLE_x	Subsample using DECIMATE_FACTOR_x. When this bit is set, operate the selected time slot only once per (DECIMATE_FACTOR_x + 1) time slot sequences.	0x0	R/W
0x0160 0x0180	TS_CTRL_D TS_CTRL_E	14	CH2_EN_x	Channel 2 enable. 0: Channel 2 disabled.	0x0	R/W
0x01A0 0x01C0 0x01E0 0x0200 0x0220 0x0240	TS_CTRL_F TS_CTRL_G TS_CTRL_H TS_CTRL_I TS_CTRL_J TS_CTRL_K	[13:12]	SAMPLE_TYPE_x	1: Channel 2 enabled.  Time Slot x sampling type.  00: standard sampling modes.  01: one-region digital integration mode.  10: two-region digital integration mode.  11: impulse response mode.	0x0	R/W
0x0240	TS_CTRL_L	[11:10]	INPUT_R_SELECT_x	Input resistor ( $R_{IN}$ ) select. 00: 500 $\Omega$ . 01: 6.5 k $\Omega$ . 10: reserved. 11: reserved.	0x0	R/W
		[9:0]	TIMESLOT_OFFSET_x	Time Slot x offset in $64 \times$ the number of 1 MHz low frequency oscillator cycles or $2 \times$ the number of 32 kHz low frequency oscillator cycles.	0x0	R/W
0x0101 0x0121 0x0141	TS_PATH_A TS_PATH_B TS_PATH_C	[15:12]	PRE_WIDTH_x	Preconditioning duration for Time Slot x. This value is in 2 $\mu$ s increments. A value of 0 skips the preconditioning state. Default is 8 $\mu$ s.	0x4	R/W
0x0161	TS_PATH_D	[11:10]	Reserved	Write 0x0.	0x0	R
0x0181 0x01A1 0x01C1 0x01E1 0x0201	TS_PATH_E TS_PATH_F TS_PATH_G TS_PATH_H TS_PATH_I	9	TS_GPIO_x	Time slot specific value for Time Slot x. When GPIOOUTx is set to 0x10 and TS_GPIO_x is set to 1, the GPIO selected by GPIOOUTx outputs a 1 while the time slot selected by TS_GPIO_x is active. The GPIO returns to the TS_GPIO_SLEEP value at the end of the time slot.	0x0	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0221	TS_PATH_J	[8:0]	AFE_PATH_CFG_x	Signal path selection.	0x0DA	R/W
0x0241	TS_PATH_K			0x0DA: TIA, BPF, integrator, and ADC.		
0x0261	TS_PATH_L			0x0E6: TIA, integrator, and ADC.		
				0x106: TIA and ADC.		
				0x101: ADC.		
				0x0E1: buffer and ADC.		
				0x0E6: TIA, integrator, and ADC.		
0x0102	INPUTS_A	[15:12]	INP78_x	IN7 and IN8 input pair enable.	0x0	R/W
0x0122	INPUTS_B			0000: input pair disabled. IN7 and IN8 disconnected.		
0x0142	INPUTS_C			0001: IN7 connected to Channel 1. IN8 disconnected.		
0x0162	INPUTS_D			0010: IN7 connected to Channel 2. IN8 disconnected.		
0x0182	INPUTS_E			0011: IN7 disconnected. IN8 connected to Channel 1.		
0x01A2	INPUTS_F			0100: IN7 disconnected. IN8 connected to Channel 2.		
0x01C2	INPUTS_G			0101: IN7 connected to Channel 1. IN8 connected to		
0x01E2	INPUTS_H			Channel 2.		
0x0202	INPUTS_I			0110: IN7 connected to Channel 2. IN8 connected to		
0x0222	INPUTS_J			Channel 1.		
0x0242	INPUTS_K			0111: IN7 and IN8 connected to Channel 1. Single-		
0x0262	INPUTS_L			ended or differential, based on PAIR78.		
				1000: IN7 and IN8 connected to Channel 2. Single-ended		
				or differential, based on PAIR78.		
		[11:8]	INP56_x	IN5 and IN6 input pair enable.	0x0	R/W
				0000: input pair disabled. IN5 and IN6 disconnected.		
				0001: IN5 connected to Channel 1. IN6 disconnected.		
				0010: IN5 connected to Channel 2. IN6 disconnected.		
				0011: IN5 disconnected. IN6 connected to Channel 1.		
				0100: IN5 disconnected. IN6 connected to Channel 2.		
				0101: IN5 connected to Channel 1. IN6 connected to Channel 2.		
				0110: IN5 connected to Channel 2. IN6 connected to Channel 1.		
				0111: IN5 and IN6 connected to Channel 1. Single-ended or differential, based on PAIR56.		
				1000: IN5 and IN6 connected to Channel 2. Single-ended or differential, based on PAIR56.		
		[7:4]	INP34_x	IN3 and IN4 input pair enable.	0x0	R/W
				0000: input pair disabled. IN3 and IN4 disconnected.		
				0001: IN3 connected to Channel 1. IN4 disconnected.		
				0010: IN3 connected to Channel 2. IN4 disconnected.		
				0011: IN3 disconnected. IN4 connected to Channel 1.		
				0100: IN3 disconnected. IN4 connected to Channel 2.		
				0101: IN3 connected to Channel 1. IN4 connected to Channel 2.		
				0110: IN3 connected to Channel 2. IN4 connected to Channel 1.		
				0111: IN3 and IN4 connected to Channel 1. Single-ended or differential, based on PAIR34.		
				1000: IN3 and IN4 connected to Channel. Single-ended or differential, based on PAIR34.		

Addr	Name	Bits	Bit Name	Description	Reset	Access
		[3:0]	INP12_x	IN1 and IN2 input pair enable.	0x0	R/W
				0000: input pair disabled. IN1 and IN2 disconnected.		
				0001: IN1 connected to Channel 1. IN2 disconnected.		
				0010: IN1 connected to Channel 2. IN2 disconnected.		
				0011: IN1 disconnected. IN2 connected to Channel 1.		
				0100: IN1 disconnected. IN2 connected to Channel 2.		
				0101: IN1 connected to Channel 1. IN2 connected to Channel 2.		
				0110: IN1 connected to Channel 2. IN2 connected to Channel 1.		
				0111: IN1 and IN2 connected to Channel 1. Single-ended or differential, based on PAIR12.		
				1000: IN1 and IN2 connected to Channel 2. Single-ended or differential, based on PAIR12.		
0x0103	CATHODE_A	15	Reserved	Reserved.	0x0	R
0x0123	CATHODE_B	[14:12]	PRECON_x	Precondition value for enabled inputs during Time Slot x.	0x0	R/W
0x0143	CATHODE_C			000: float input(s).		
0x0163	CATHODE_D			001: precondition to VC1.		
0x0183	CATHODE_E			010: precondition to VC2.		
0x01A3	CATHODE_F			011: precondition to V <sub>ICM</sub> . Used when inputs are		
0x01C3	CATHODE_G			configured differentially.		
0x01E3	CATHODE_H			100: precondition with TIA input.		
)x0203	CATHODE_I			101: precondition with TIA_VREF.		
x0223	CATHODE_J			110: precondition by shorting differential pair.		
x0243	CATHODE_K	[11:10]	VC2_PULSE_x	VC2 pulse control for Time Slot x.	0x0	R/W
x0263	CATHODE_L			00: no pulsing.		
				01: alternate VC2 on each subsequent Time Slot x.		
				10: pulse to alternate value specified in VC2_ALT_x using modulation pulse.		
		[9:8]	VC2_ALT_x	VC2 alternate pulsed state for Time Slot x.	0x0	R/W
				00: V <sub>DD</sub> .		
				01: TIA_VREF.		
				10: TIA_VREF + 215 mV.		
				11: GND.		
		[7:6]	VC2_SEL_x	VC2 active state for Time Slot x.	0x0	R/W
		[, .0]	. 62_622_/	00: V <sub>DD</sub> .	0,10	
				01: TIA_VREF.		
				10: TIA_VREF + 215 mV.		
				11: GND.		
		[5:4]	VC1_PULSE_x	VC1 pulse control for Time Slot x.	0x0	R/W
		[5.4]	VCI_I OLSL_X	00: no pulsing.	0.00	11/ 44
				01: alternate VC1 on each subsequent Time Slot x.		
				10: pulse to alternate value specified in VC1_ALT_x using		
				modulation pulse.		
		[3:2]	VC1_ALT_x	VC1 alternate pulsed state for Time Slot x.	0x0	R/W
		[3.2]	VCI_/\LI_X	00: VDD.	OXO	10,00
				01:TIA_VREF.		
				10: TIA_VREF + 215 mV.		
				11: GND.		
		[1 0]	VC1 CEI		0.0	DAM
		[1:0]	VC1_SEL_x	VC1 active state for Time Slot x.	0x0	R/W
				00: V <sub>DD</sub> .		
				01: TIA_VREF.		
				10: TIA_VREF + 215 mV.		
				11: GND.		

Addr	Name	Bits	Bit Name	Description		Reset	Access
0x0104	AFE_TRIM_A	15	TIA_CEIL_DETECT_		g detection circuitry. Enables	0x0	R/W
0x0124	AFE_TRIM_B		EN_x		tion circuitry and Channel 2		
0x0144	AFE_TRIM_C			TIA ceiling detection circuit	ry if Channel 2 is also enabled.		
0x0164	AFE_TRIM_D	[14:13]	CH2_TRIM_INT_x	Set the integrator input resistor when AFE_INT_C_BUF_ $x = 0$ .			R/W
0x0184	AFE_TRIM_E			Set the buffer gain when Af	FE_INT_C_BUF_x = 1		
0x01A4	AFE_TRIM_F			AFE_INT_C_BUF_x = 0	AFE_INT_C_BUF_x = 1		
0x01C4	AFE_TRIM_G			00: 400 kΩ.	00: gain = 1.		
0x01E4	AFE_TRIM_H			01: 200 kΩ.	01: gain = 1.		
0x0204	AFE_TRIM_I			10: 100 kΩ.	10: gain = 0.7.		
0x0224	AFE_TRIM_J			11: 100 kΩ.	11: gain = 0.7.		
0x0244	AFE_TRIM_K	[12:11]	CH1_TRIM_INT_x	Set the integrator input resist	or when AFE_INT_C_BUF_ $x = 0$ .	0x0	R/W
0x0264	AFE_TRIM_L			Set the buffer gain when Af digital integration mode.	$FE_INT_C_BUF_x = 1$ or in		
				AFE_INT_C_BUF_x = 0	AFE_INT_C_BUF_x = 1		
				00: 400 kΩ.	00: gain = 1.		
				01: 200 kΩ.	01: gain = 1.		
				10: 100 kΩ.	10: gain = 0.7.		
				11: 100 kΩ.	11: gain = 0.7.		
		10	VREF_PULSE_x	TIA_VREF pulse control.	9	0x0	R/W
		. •	· · · · · · · · · · · · · · · · · · ·	0: no pulsing.		0710	,
				1: pulse TIA_VREF based on	modulation pulse		
		[9:8]	AFE_TRIM_VREF_x	Voltage select for TIA_VREF.		0x3	R/W
		[5.0]	7.11 E_11(1)(1)_V1(E1 _X	00: TIA_VREF = 1.1385 V.		OAS	10,00
				01: TIA_VREF = 1.012 V.			
				10: TIA_VREF = 0.8855 V.			
				11: TIA_VREF = 1.265 V.			
		[7:6]	VREF_PULSE_VAL_x	TIA_VREF pulse alternate va	ماليم	0x3	R/W
		[7.0]	VILLI _I OLSE_VIL_X	00: modulate TIA_VREF = 1.		OXS	10, 44
				01: modulate TIA_VREF = 1.			
				10: modulate TIA_VREF = 0.			
				11: modulate TIA_VREF = 1.			
		[5:3]	TIA_GAIN_CH2_x	TIA resistor gain setting for		0x0	R/W
		[5.5]	11/1_G/11/1_C/12_X	000: 200 kΩ.	CHAINICI Z.	OXO	10,00
				000: 200 kΩ.			
				010: 50 kΩ.			
				010: 30 kΩ.			
				100: 12.5 kΩ.			
		[2:0]	TIA_GAIN_CH1_x	TIA resistor gain setting for	Channel 1	0x0	R/W
		[2.0]	TIA_GAIN_CITI_X	000: 200 kΩ.	Chamile 1.	UXU	11/ VV
				000: 200 κΩ.			
				001: 100 kΩ. 010: 50 kΩ.			
				010. 30 kΩ. 011: 25 kΩ.			
				100: 12.5 kΩ.			
0x010D	PATTERN_A	[15.12]	LED_DISABLE_x		ern. Set to 1 to disable the LED	0x0	R/W
0x010D	PATTERN_B	[13.12]	LLU_DISABLE_X		ion in a group of four pulses.	OXO	11/ 44
0x012D				The LSB maps to the first pu			
		[11.0]	MOD DICABLE V	·	ble pattern. Set to 1 to disable	0x0	D/\A/
0x016D	PATTERN_D	[11:8]	MOD_DISABLE_x		e matching position in a group	UXU	R/W
0x018D	PATTERN_E			of four pulses. The LSB map			
0x01AD		[7, 4]	CURTRACT		•	00	D/M
0x01CD		[7:4]	SUBTRACT_x	operation in the matching	. Set to 1 to negate the math	0x0	R/W
0x01ED	PATTERN_H			pulses. The LSB maps to the			
0x020D	PATTERN_I				- In		

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x022D	PATTERN_J	[3:0]	REVERSE_INTEG_x	Four-pulse integration reverse pattern. Set to 1 to reverse	0x0	R/W
0x024D	PATTERN_K			the integrator positive/negative pulse order in the		
0x026D	PATTERN_L			matching position in a group of four pulses. The LSB maps to the first pulse.		
0x0110	DATA_FORMAT_A	[15:11]	DARK_SHIFT_x	Number of bits to shift the dark data to the right before	0x0	R/W
0x0130	DATA_FORMAT_B			writing to the FIFO for Time Slot x. Selectable between		
0x0150	DATA_FORMAT_C			0 bits and 32 bits.		
0x0170	DATA_FORMAT_D	[10:8]	DARK_SIZE_x	Number of bytes of dark data to be written to the FIFO for	0x0	R/W
0x0190	DATA_FORMAT_E			Time Slot x. Selectable between 0 bytes and 4 bytes.		
0x01B0	DATA_FORMAT_F	[7:3]	SIGNAL_SHIFT_x	Number of bits to shift the signal data to the right before	0x0	R/W
0x01D0	DATA_FORMAT_G			writing to the FIFO for Time Slot x. Selectable between		
0x01F0	DATA_FORMAT_H			0 bits and 32 bits.		
0x0210	DATA_FORMAT_I	[2:0]	SIGNAL_SIZE_x	Number of bytes of signal data to be written to the FIFO	0x3	R/W
0x0230	DATA_FORMAT_J			for Time Slot x. Selectable between 0 bytes and 4 bytes.		
0x0250	DATA_FORMAT_K					
0x0270	DATA_FORMAT_L					
0x0111	LIT_DATA_FORMAT_A	[15:8]	Reserved	Reserved	0x0	R/W
0x0131	LIT_DATA_FORMAT_B	[7:3]	LIT_SHIFT_x	Number of bits to shift the lit data to the right before	0x0	R/W
0x0151	LIT_DATA_FORMAT_C			writing to the FIFO for Time Slot x. Selectable between		
0x0171	LIT_DATA_FORMAT_D			0 bits and 32 bits.		
0x0191	LIT_DATA_FORMAT_E	[2:0]	LIT_SIZE_x	Number of bytes of lit data to be written to the FIFO for	0x3	R/W
0x01B1	LIT_DATA_FORMAT_F			Time Slot x. Selectable between 0 bytes and 4 bytes.		
0x01D1	LIT_DATA_FORMAT_G					
0x01F1	LIT_DATA_FORMAT_H					
0x0211	LIT_DATA_FORMAT_I					
0x0231	LIT_DATA_FORMAT_J					
0x0251	LIT_DATA_FORMAT_K					
0x0271	LIT_DATA_FORMAT_L					
0x0112	DECIMATE_A	[15:11]	Reserved	Write 0x0.	0x0	R
0x0132	DECIMATE_B	[10:4]	DECIMATE_FACTOR_x	Decimate sample divider. Output data rate is sample	0x0	R/W
0x0152	DECIMATE_C			rate $\div$ (DECIMATE_FACTOR_x + 1). Decimate by 1 to 128.		
0x0172	DECIMATE_D	[3:0]	DECIMATE_TYPE_x	Decimation type select.	0x0	R/W
0x0192	DECIMATE_E			0: block sum, CIC first order.		
0x01B2	DECIMATE_F			1: signal uses CIC second order.		
	DECIMATE_G			10: signal uses CIC third order.		
0x01F2	DECIMATE_H			11: signal uses CIC fourth order.		
0x0212	DECIMATE_I			100: reserved.		
0x0232	DECIMATE_J					
0x0252	DECIMATE_K					
0x0272	DECIMATE_L					

## **AFE TIMING SETUP REGISTERS**

**Table 37. AFE Timing Setup Register Details** 

Addr	Name	Bits	Bit Name	Description	Docot	Access
				-		
0x0107	COUNTS_A	[15:8]	NUM_INT_x	Number of ADC cycles or acquisition width. Number of analog integration cycles per ADC conversion or the acquisition width	0x1	R/W
0x0127	COUNTS_B			for digital integration and impulse mode. A setting of 0 is not		
0x0147	COUNTS_C			allowed.		
0x0167	COUNTS_D					
0x0187	COUNTS_E	[7:0]	NUM_REPEAT_x	Number of sequence repeats. Total number of pulses =	0x1	R/W
0x01A7	COUNTS_F			$NUM_INT_x \times NUM_REPEAT_x$ . A setting of 0 is not allowed.		
0x01C7	COUNTS_G					
0x01E7	COUNTS_H					
0x0207	COUNTS_I					
0x0227	COUNTS_J					
0x0247	COUNTS_K					
0x0267	COUNTS_L					
0x0108	PERIOD_A	[15:14]	Reserved	Reserved.	0x0	R
0x0128	PERIOD_B	[13:12]	MOD_TYPE_x	Modulation connection type.	0x0	R/W
0x0148	PERIOD_C			00: TIA is continuously connected to input after precondition.		
0x0168	PERIOD_D			No connection modulation.		
0x0188	PERIOD_E			01: float type operation. Pulse connection from input to TIA		
0x01A8	PERIOD_F			with modulation pulse, floating between pulses.		
0x01C8	PERIOD_G			10: nonfloat type connection modulation. Pulse connection		
0x01E8	PERIOD_H			from input to TIA. Connect to precondition value between		
0x0208	PERIOD_I			pulses.		
0x0228	PERIOD_J	[11:10]	Reserved	Reserved.	0x0	R
0x0248	PERIOD_K	[9:0]	MIN_PERIOD_x	Minimum period for pulse repetition in µs. Override for the	0x0	R/W
0x0268	PERIOD_L			automatically calculated period. Used in float type operations		
	_			to set the float time of second and subsequent floats using the		
				formula: Float Time = MIN_PERIOD_x - MOD_WIDTH_x.		
0x010A	INTEG_SETUP_A	15	SINGLE_INTEG_x	Use single integrator pulse.	0x0	R/W
0x012A	INTEG_SETUP_B			0: use both generated integrator clocks.		
0x014A	INTEG_SETUP_C			1: skip the second integrator clock.		
0x016A	INTEG_SETUP_D	[14:12]	CH2_AMP_DISABLE_x	Amplifier disables for power control. Set the appropriate bit to	0x0	R/W
0x018A	INTEG_SETUP_E			disable the Channel 2 amplifier in Time Slot x.		
0x01AA				0: TIA.		
0x01CA	INTEG_SETUP_G			1: BPF.		
0x01EA	INTEG_SETUP_H			2: integrator.		
0x020A	INTEG_SETUP_I	11	AFE_INT_C_BUF_x	Set to 1 to configure the integrator as a buffer in Time Slot x.	0x0	R/W
0x022A	INTEG_SETUP_J	[10:8]	CH1_AMP_DISABLE_x	Amplifier disables for power control. Set the appropriate bit to	0x0	R/W
0x024A	INTEG_SETUP_K			disable the Channel 1 amplifier in Time Slot x.		
0x026A	INTEG_SETUP_L			0: TIA.		
				1: BPF.		
				2: integrator.		
		[7:6]	ADC_COUNT_x	ADC conversions per pulse. Number of conversions =	0x0	R/W
				ADC_COUNT + 1.		
		5	Reserved	Reserved.	0x0	R
		[4:0]	INTEG_WIDTH_A	Integrator clock width in µs. Must be >0.	0x3	R/W

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x010B	INTEG_OS_A	[15:13]	Reserved	Reserved.	0x0	R
0x012B	INTEG_OS_B	[12:5]	INTEG_OFFSET_x	Integrator clock offset for Time Slot x in 1 µs increments per LSB.	0x10	R/W
0x014B	INTEG_OS_C			Must be >0.		
0x016B	INTEG_OS_D	[4:0]	INTEG_OFFSET_x	Integrator clock offset for Time Slot x in 31.25 ns increments	0x14	R/W
0x018B	INTEG_OS_E			per LSB.		
0x01AB	INTEG_OS_F					
0x01CB	INTEG_OS_G					
0x01EB	INTEG_OS_H					
0x020B	INTEG_OS_I					
0x022B	INTEG_OS_J					
0x024B	INTEG_OS_K					
0x026B	INTEG_OS_L					
0x010C	MOD_PULSE_A	[15:8]	MOD_WIDTH_x	Modulation pulse width for Time Slot x in $\mu$ s. 0 = disable.	0x0	R/W
0x012C	MOD_PULSE_B	[7:0]	MOD_OFFSET_x	Modulation pulse offset for Time Slot x in μs. Must be >0.	0x1	R/W
0x014C	MOD_PULSE_C					
0x016C	MOD_PULSE_D					
0x018C	MOD_PULSE_E					
0x01AC	MOD_PULSE_F					
0x01CC	MOD_PULSE_G					
0x01EC	MOD_PULSE_H					
0x020C	MOD_PULSE_I					
0x022C	MOD_PULSE_J					
0x024C	MOD_PULSE_K					
0x026C	MOD_PULSE_L					
0x0113	DIGINT_LIT_A	[15:9]	Reserved	Reserved.	0x0	R
0x0133	DIGINT_LIT_B	[8:0]	LIT_OFFSET_x	Digital integration mode, acquisition window lit offset in µs for	0x26	R/W
0x0153	DIGINT_LIT_C			Time Slot x. Also, impulse response mode offset. Must be $>0$ .		
0x0173	DIGINT_LIT_D					
0x0193	DIGINT_LIT_E					
0x01B3	DIGINT_LIT_F					
0x01D3	DIGINT_LIT_G					
0x01F3	DIGINT_LIT_H					
0x0213	DIGINT_LIT_I					
0x0233	DIGINT_LIT_J					
0x0253	DIGINT_LIT_K					
0x0273	DIGINT_LIT_L					
0x0114	DIGINT_DARK_A	[15:7]	DARK2_OFFSET_x	Digital integration mode, acquisition window Dark Offset 2 for	0x046	R/W
0x0134	DIGINT_DARK_B			Time Slot x in μs. Must be >0.		
0x0154	DIGINT_DARK_C	[6:0]	DARK1_OFFSET_x	Digital integration mode, acquisition window Dark Offset 1 for	0x6	R/W
0x0174	DIGINT_DARK_D			Time Slot x in μs. Must be >0.		
0x0194	DIGINT_DARK_E					
0x01B4	DIGINT_DARK_F					
0x01D4	DIGINT_DARK_G					
0x01F4	DIGINT_DARK_H					
0x0214	DIGINT_DARK_I					
0x0234	DIGINT_DARK_J					
0x0254	DIGINT_DARK_K					
0x0274	DIGINT_DARK_L					

## **LED CONTROL AND TIMING REGISTERS**

Table 38. LED Control and Timing Register Details

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0105	LED_POW12_A	15	LED_DRIVESIDE2_x	LED output select for LED2x.	0x0	R/W
0x0125	LED_POW12_B			0: drive LED on Output LED2A.		
0x0145	LED_POW12_C			1: drive LED on Output LED2B.		
0x0165	LED_POW12_D	[14:8]	LED_CURRENT2_x	LED current setting for LED2A or LED2B output. Set to 0 to disable.	0x0	R/W
0x0185	LED_POW12_E			Output current varies monotonically from 1.5 mA to 200 mA for		
0x01A5	LED_POW12_F			values between 0x01 and 0x7F.		
0x01C5	LED_POW12_G	7	LED_DRIVESIDE1_x	LED output select for LED1x.	0x0	R/W
0x01E5	LED_POW12_H			0: drive LED on Output LED1A.		
0x0205	LED_POW12_I			1: drive LED on Output LED1B.		
0x0225	LED_POW12_J	[6:0]	LED_CURRENT1_x	LED current setting for LED1A or LED1B output. Set to 0 to disable.	0x0	R/W
0x0245	LED_POW12_K			Output current varies monotonically from 1.5 mA to 200 mA for		
0x0265	LED_POW12_L			values between 0x01 and 0x7F.		
0x0106	LED_POW34_A	15	LED_DRIVESIDE4_x	LED output select for LED4x.	0x0	R/W
0x0126	LED_POW34_B			0: drive LED on Output LED4A.		
0x0146	LED_POW34_C			1: drive LED on Output LED4B.		
0x0166	LED_POW34_D	[14:8]	LED_CURRENT4_x	LED current setting for LED4A or LED4B output. Set to 0 to disable.	0x0	R/W
0x0186	LED_POW34_E			Output current varies monotonically from 1.5 mA to 200 mA for		
0x01A6	LED_POW34_F			values between 0x01 and 0x7F.		
0x01C6	LED_POW34_G	7	LED_DRIVESIDE3_x	LED output select for LED3x.	0x0	R/W
0x01E6	LED_POW34_H			0: drive LED on Output LED3A.		
0x0206	LED_POW34_I			1: drive LED on Output LED3B.		
0x0226	LED_POW34_J	[6:0]	LED_CURRENT3_x	LED current setting for LED3A or LED3B output. Set to 0 to disable.	0x0	R/W
0x0246	LED_POW34_K			Output current varies monotonically from 1.5 mA to 200 mA for		
0x0266	LED_POW34_L			values between 0x01 and 0x7F.		
0x0109	LED_PULSE_A	[15:8]	LED_WIDTH_x	LED pulse width in μs. 0 = disable.	0x2	R/W
0x0129	LED_PULSE_B	[7:0]	LED_OFFSET_x	LED pulse offset in μs. Set to a minimum of 16 μs (0x10). Must be >0.	0x10	R/W
0x0149	LED_PULSE_C					
0x0169	LED_PULSE_D					
0x0189	LED_PULSE_E					
0x01A9	LED_PULSE_F					
0x01C9	LED_PULSE_G					
0x01E9	LED_PULSE_H					
0x0209	LED_PULSE_I					
0x0229	LED_PULSE_J					
0x0249	LED_PULSE_K					
0x0269	LED_PULSE_L				<u> </u>	

## **ADC OFFSET REGISTERS**

**Table 39. ADC Offset Register Details** 

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x010E	ADC_OFF1_A	[15:14]	Reserved	Reserved.	0x0	R
0x012E	ADC_OFF1_B	[13:0]	CH1_ADC_ADJUST_x	Adjustment to ADC value. This value is subtracted from the ADC	0x0	R/W
0x014E	ADC_OFF1_C			value for Channel 1 in Time Slot x. Set to 0 for chop and float modes.		
0x016E	ADC_OFF1_D					
0x018E	ADC_OFF1_E					
0x01AE	ADC_OFF1_F					
0x01CE	ADC_OFF1_G					
0x01EE	ADC_OFF1_H					
0x020E	ADC_OFF1_I					
0x022E	ADC_OFF1_J					
0x024E	ADC_OFF1_K					
0x026E	ADC_OFF1_L					
0x010F	ADC_OFF2_A	15	ZERO_ADJUST_x		0x0	R/W
0x012F	ADC_OFF2_B	14	Reserved	Reserved.		
0x014F	ADC_OFF2_C	[13:0]	CH2_ADC_ADJUST_x	Adjustment to ADC value. This value is subtracted from the ADC	0x0	R/W
0x016F	ADC_OFF2_D			value for Channel 2 in Time Slot x. Set to 0 for chop and float modes.		
0x018F	ADC_OFF2_E					
0x01AF	ADC_OFF2_F					
0x01CF	ADC_OFF2_G					
0x01EF	ADC_OFF2_H					
0x020F	ADC_OFF2_I					
0x022F	ADC_OFF2_J					
0x024F	ADC_OFF2_K					
0x026F	ADC_OFF2_L					

## **OUTPUT DATA REGISTERS**

**Table 40. Output Data Register Details** 

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x002F	FIFO_DATA	[15:0]	FIFO_DATA	FIFO data port	0x0	R
0x0030	SIGNAL1_L_A	[15:0]	SIGNAL1_L_A	Signal Channel 1 lower half, Time Slot A	0x0	R
0x0031	SIGNAL1_H_A	[15:0]	SIGNAL1_H_A	Signal Channel 1 upper half, Time Slot A	0x0	R
0x0032	SIGNAL2_L_A	[15:0]	SIGNAL2_L_A	Signal Channel 2 lower half, Time Slot A	0x0	R
0x0033	SIGNAL2_H_A	[15:0]	SIGNAL2_H_A	Signal Channel 2 upper half, Time Slot A	0x0	R
0x0034	DARK1_L_A	[15:0]	DARK1_L_A	Dark Channel 1 value lower half, Time Slot A	0x0	R
0x0035	DARK1_H_A	[15:0]	DARK1_H_A	Dark Channel 1 value upper half, Time Slot A	0x0	R
0x0036	DARK2_L_A	[15:0]	DARK2_L_A	Dark Channel 2 value lower half, Time Slot A	0x0	R
0x0037	DARK2_H_A	[15:0]	DARK2_H_A	Dark Channel 2 value upper half, Time Slot A	0x0	R
0x0038	SIGNAL1_L_B	[15:0]	SIGNAL1_L_B	Signal Channel 1 lower half, Time Slot B	0x0	R
0x0039	SIGNAL1_H_B	[15:0]	SIGNAL1_H_B	Signal Channel 1 upper half, Time Slot B	0x0	R
0x003A	SIGNAL2_L_B	[15:0]	SIGNAL2_L_B	Signal Channel 2 lower half, Time Slot B	0x0	R
0x003B	SIGNAL2_H_B	[15:0]	SIGNAL2_H_B	Signal Channel 2 upper half, Time Slot B	0x0	R
0x003C	DARK1_L_B	[15:0]	DARK1_L_B	Dark Channel 1 value lower half, Time Slot B	0x0	R
0x003D	DARK1_H_B	[15:0]	DARK1_H_B	Dark Channel 1 value upper half, Time Slot B	0x0	R
0x003E	DARK2_L_B	[15:0]	DARK2_L_B	Dark Channel 2 value lower half, Time Slot B	0x0	R
0x003F	DARK2_H_B	[15:0]	DARK2_H_B	Dark Channel 2 value upper half, Time Slot B	0x0	R
0x0040	SIGNAL1_L_C	[15:0]	SIGNAL1_L_C	Signal Channel 1 lower half, Time Slot C	0x0	R
0x0041	SIGNAL1_H_C	[15:0]	SIGNAL1_H_C	Signal Channel 1 upper half, Time Slot C	0x0	R
0x0042	SIGNAL2_L_C	[15:0]	SIGNAL2_L_C	Signal Channel 2 lower half, Time Slot C	0x0	R
0x0043	SIGNAL2_H_C	[15:0]	SIGNAL2_H_C	Signal Channel 2 upper half, Time Slot C	0x0	R

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0044	DARK1_L_C	[15:0]	DARK1_L_C	Dark Channel 1 value lower half, Time Slot C	0x0	R
0x0045	DARK1_H_C	[15:0]	DARK1_H_C	Dark Channel 1 value upper half, Time Slot C	0x0	R
0x0046	DARK2_L_C	[15:0]	DARK2_L_C	Dark Channel 2 value lower half, Time Slot C	0x0	R
0x0047	DARK2_H_C	[15:0]	DARK2_H_C	Dark Channel 2 value upper half, Time Slot C	0x0	R
0x0048	SIGNAL1_L_D	[15:0]	SIGNAL1_L_D	Signal Channel 1 lower half, Time Slot D	0x0	R
0x0049	SIGNAL1_H_D	[15:0]	SIGNAL1_H_D	Signal Channel 1 upper half, Time Slot D	0x0	R
0x004A	SIGNAL2_L_D	[15:0]	SIGNAL2_L_D	Signal Channel 2 lower half, Time Slot D	0x0	R
0x004B	SIGNAL2_H_D	[15:0]	SIGNAL2_H_D	Signal Channel 2 upper half, Time Slot D	0x0	R
0x004C	DARK1_L_D	[15:0]	DARK1_L_D	Dark Channel 1 value lower half, Time Slot D	0x0	R
0x004D	DARK1_H_D	[15:0]	DARK1_H_D	Dark Channel 1 value upper half, Time Slot D	0x0	R
0x004E	DARK2_L_D	[15:0]	DARK2_L_D	Dark Channel 2 value lower half, Time Slot D	0x0	R
0x004F	DARK2_H_D	[15:0]	DARK2_H_D	Dark Channel 2 value upper half, Time Slot D	0x0	R
0x0050	SIGNAL1_L_E	[15:0]	SIGNAL1_L_E	Signal Channel 1 lower half, Time Slot E	0x0	R
0x0051	SIGNAL1_H_E	[15:0]	SIGNAL1_H_E	Signal Channel 1 upper half, Time Slot E	0x0	R
0x0052	SIGNAL2_L_E	[15:0]	SIGNAL2_L_E	Signal Channel 2 lower half, Time Slot E	0x0	R
0x0053	SIGNAL2_H_E	[15:0]	SIGNAL2_H_E	Signal Channel 2 upper half, Time Slot E	0x0	R
0x0054	DARK1_L_E	[15:0]	DARK1_L_E	Dark Channel 1 value lower half, Time Slot E	0x0	R
0x0055	DARK1_H_E	[15:0]	DARK1_H_E	Dark Channel 1 value upper half, Time Slot E	0x0	R
0x0056	DARK2_L_E	[15:0]	DARK2_L_E	Dark Channel 2 value lower half, Time Slot E	0x0	R
0x0057	DARK2_H_E	[15:0]	DARK2_H_E	Dark Channel 2 value upper half, Time Slot E	0x0	R
0x0057	SIGNAL1_L_F	[15:0]	SIGNAL1_L_F	Signal Channel 1 lower half, Time Slot F	0x0	R
0x0059	SIGNAL1_H_F	[15:0]	SIGNAL1_H_F	Signal Channel 1 upper half, Time Slot F	0x0	R
0x005A	SIGNAL2_L_F	[15:0]	SIGNAL2_L_F	Signal Channel 2 lower half, Time Slot F	0x0	R
0x005A	SIGNAL2_H_F	[15:0]	SIGNAL2_H_F	Signal Channel 2 upper half, Time Slot F	0x0	R
0x005B	DARK1_L_F	[15:0]	DARK1_L_F	Dark Channel 1 value lower half, Time Slot F	0x0	R
0x005C		[15:0]		Dark Channel 1 value upper half, Time Slot F	0x0 0x0	R
	DARK1_H_F		DARK1_H_F		0x0 0x0	R
0x005E	DARK2_L_F	[15:0]	DARK2_L_F	Dark Channel 2 value lower half, Time Slot F	0x0 0x0	R
0x005F	DARK2_H_F	[15:0]	DARK2_H_F	Dark Channel 2 value upper half, Time Slot F		
0x0060	SIGNAL1_L_G	[15:0]	SIGNAL1_L_G	Signal Channel 1 lower half, Time Slot G	0x0	R
0x0061	SIGNAL1_H_G	[15:0]	SIGNAL1_H_G	Signal Channel 1 upper half, Time Slot G	0x0	R
0x0062	SIGNAL2_L_G	[15:0]	SIGNAL2_L_G	Signal Channel 2 lower half, Time Slot G	0x0	R
0x0063	SIGNAL2_H_G	[15:0]	SIGNAL2_H_G	Signal Channel 2 upper half, Time Slot G	0x0	R
0x0064	DARK1_L_G	[15:0]	DARK1_L_G	Dark Channel 1 value lower half, Time Slot G	0x0	R
0x0065	DARK1_H_G	[15:0]	DARK1_H_G	Dark Channel 1 value upper half, Time Slot G	0x0	R
0x0066	DARK2_L_G	[15:0]	DARK2_L_G	Dark Channel 2 value lower half, Time Slot G	0x0	R
0x0067	DARK2_H_G	[15:0]	DARK2_H_G	Dark Channel 2 value upper half, Time Slot G	0x0	R
0x0068	SIGNAL1_L_H	[15:0]	SIGNAL1_L_H	Signal Channel 1 lower half, Time Slot H	0x0	R
0x0069	SIGNAL1_H_H	[15:0]	SIGNAL1_H_H	Signal Channel 1 upper half, Time Slot H	0x0	R
0x006A	SIGNAL2_L_H	[15:0]	SIGNAL2_L_H	Signal Channel 2 lower half, Time Slot H	0x0	R
0x006B	SIGNAL2_H_H	[15:0]	SIGNAL2_H_H	Signal Channel 2 upper half, Time Slot H	0x0	R
0x006C	DARK1_L_H	[15:0]	DARK1_L_H	Dark Channel 1 value lower half, Time Slot H	0x0	R
0x006D	DARK1_H_H	[15:0]	DARK1_H_H	Dark Channel 1 value upper half, Time Slot H	0x0	R
0x006E	DARK2_L_H	[15:0]	DARK2_L_H	Dark Channel 2 value lower half, Time Slot H	0x0	R
0x006F	DARK2_H_H	[15:0]	DARK2_H_H	Dark Channel 2 value upper half, Time Slot H	0x0	R
0x0070	SIGNAL1_L_I	[15:0]	SIGNAL1_L_I	Signal Channel 1 lower half, Time Slot I	0x0	R
0x0071	SIGNAL1_H_I	[15:0]	SIGNAL1_H_I	Signal Channel 1 upper half, Time Slot I	0x0	R
0x0072	SIGNAL2_L_I	[15:0]	SIGNAL2_L_I	Signal Channel 2 lower half, Time Slot I	0x0	R
0x0073	SIGNAL2_H_I	[15:0]	SIGNAL2_H_I	Signal Channel 2 upper half, Time Slot I	0x0	R
0x0074	DARK1_L_I	[15:0]	DARK1_L_I	Dark Channel 1 value lower half, Time Slot I	0x0	R
0x0075	DARK1_H_I	[15:0]	DARK1_H_I	Dark Channel 1 value upper half, Time Slot I	0x0	R
0x0076	DARK2_L_I	[15:0]	DARK2_L_I	Dark Channel 2 value lower half, Time Slot I	0x0	R
0x0077	DARK2_H_I	[15:0]	DARK2_H_I	Dark Channel 2 value upper half, Time Slot I	0x0	R
0x0078	SIGNAL1_L_J	[15:0]	SIGNAL1_L_J	Signal Channel 1 lower half, Time Slot J	0x0	R

Addr	Name	Bits	Bit Name	Description	Reset	Access
0x0079	SIGNAL1_H_J	[15:0]	SIGNAL1_H_J	Signal Channel 1 upper half, Time Slot J	0x0	R
0x007A	SIGNAL2_L_J	[15:0]	SIGNAL2_L_J	Signal Channel 2 lower half, Time Slot J	0x0	R
0x007B	SIGNAL2_H_J	[15:0]	SIGNAL2_H_J	Signal Channel 2 upper half, Time Slot J	0x0	R
0x007C	DARK1_L_J	[15:0]	DARK1_L_J	Dark Channel 1 value lower half, Time Slot J	0x0	R
0x007D	DARK1_H_J	[15:0]	DARK1_H_J	Dark Channel 1 value upper half, Time Slot J	0x0	R
0x007E	DARK2_L_J	[15:0]	DARK2_L_J	Dark Channel 2 value lower half, Time Slot J	0x0	R
0x007F	DARK2_H_J	[15:0]	DARK2_H_J	Dark Channel 2 value upper half, Time Slot J	0x0	R
0x0080	SIGNAL1_L_K	[15:0]	SIGNAL1_L_K	Signal Channel 1 lower half, Time Slot K	0x0	R
0x0081	SIGNAL1_H_K	[15:0]	SIGNAL1_H_K	Signal Channel 1 upper half, Time Slot K	0x0	R
0x0082	SIGNAL2_L_K	[15:0]	SIGNAL2_L_K	Signal Channel 2 lower half, Time Slot K	0x0	R
0x0083	SIGNAL2_H_K	[15:0]	SIGNAL2_H_K	Signal Channel 2 upper half, Time Slot K	0x0	R
0x0084	DARK1_L_K	[15:0]	DARK1_L_K	Dark Channel 1 value lower half, Time Slot K	0x0	R
0x0085	DARK1_H_K	[15:0]	DARK1_H_K	Dark Channel 1 value upper half, Time Slot K	0x0	R
0x0086	DARK2_L_K	[15:0]	DARK2_L_K	Dark Channel 2 value lower half, Time Slot K	0x0	R
0x0087	DARK2_H_K	[15:0]	DARK2_H_K	Dark Channel 2 value upper half, Time Slot K	0x0	R
0x0088	SIGNAL1_L_L	[15:0]	SIGNAL1_L_L	Signal Channel 1 lower half, Time Slot L	0x0	R
0x0089	SIGNAL1_H_L	[15:0]	SIGNAL1_H_L	Signal Channel 1 upper half, Time Slot L	0x0	R
0x008A	SIGNAL2_L_L	[15:0]	SIGNAL2_L_L	Signal Channel 2 lower half, Time Slot L	0x0	R
0x008B	SIGNAL2_H_L	[15:0]	SIGNAL2_H_L	Signal Channel 2 upper half, Time Slot L	0x0	R
0x008C	DARK1_L_L	[15:0]	DARK1_L_L	Dark Channel 1 value lower half, Time Slot L	0x0	R
0x008D	DARK1_H_L	[15:0]	DARK1_H_L	Dark Channel 1 value upper half, Time Slot L	0x0	R
0x008E	DARK2_L_L	[15:0]	DARK2_L_L	Dark Channel 2 value lower half, Time Slot L	0x0	R
0x008F	DARK2_H_L	[15:0]	DARK2_H_L	Dark Channel 2 value upper half, Time Slot L	0x0	R

## **OUTLINE DIMENSIONS**




Figure 58. 35-Ball Wafer Level Chip Scale Package [WLCSP] (CB-35-2) Dimensions shown in millimeters




Figure 59. 33-Ball Wafer Level Chip Scale Package [WLCSP] (CB-33-1) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1, 2</sup>	Temperature Range	Package Description	Package Option
ADPD4100BCBZR7	−40°C to +85°C	35-Ball Wafer Level Chip Scale Package [WLCSP]	CB-35-2
ADPD4101BCBZR7	−40°C to +85°C	33-Ball Wafer Level Chip Scale Package [WLCSP]	CB-33-1
EVAL-ADPD4100Z-PPG		Evaluation Board	

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

 $I^2C\ refers\ to\ a\ communications\ protocol\ originally\ developed\ by\ Philips\ Semiconductors\ (now\ NXP\ Semiconductors).$ 



<sup>&</sup>lt;sup>2</sup> EVAL-ADPDUCZ is the microcontroller board, ordered separately, which is required to interface with the EVAL-ADPD4100Z-PPG evaluation board.