

CY28326

FTG for VIA PT880 Serial Chipset

Features

- **ï Supports P4 CPUs**
- **ï 3.3V power supply**
- **ï Ten copies of PCI clocks**
- **ï One 48 MHz USB clock**
- **ï Two copies of 25 MHz for SRC/LAN clocks**
- **ï One 48 MHz/24 MHz programmable SIO clock**
- **ï Three differential CPU clock pairs**
- **ï SMBus support with Byte Write/Block Read/Write capabilities**
- **ï Spread Spectrum EMI reduction**
- **ï Dial-A-FrequencyÆ features**
- **ï Auto Ratio features**
- **ï 48-pin SSOP package**

Pin Definition (continued)

<u> 1989 - Johann Barn, mars eta bainar eta baina e</u>

Table 1. Frequency Table

Table 2. Mode Ratio Setting

Table 3. Ratio mapping Table

Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled. The registers associated with the Serial Data Interface initializes to their default setting upon power-up, and therefore use of this interface is optional. The interface can also be accessed during power down operation.

block write and block read operation from any external I²C controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte write and byte read operations, the system controller can access individual indexed bytes. The offset of the indexed byte is encoded in the command code, as described in *Table 4*. The block write and block read protocol is outlined in *Table 5* while *Table 6* outlines the corresponding byte write and byte read protocol.The slave receiver address is 11010010 (D2h).

Data Protocol

The clock driver serial protocol accepts byte write, byte read,

Table 4. Command Code Definition

Table 5. Block Read and Block Write protocol

Table 5. Block Read and Block Write protocol (continued)

Table 6. Byte Read and Byte Write protocol

Byte Configuration Map

Byte 0: Control Register

Byte 1: Control Register

Byte 2: Control Register

Byte 3: Control Register

Byte 4: Control Register

Byte 5: Control Register

Byte 6: Control Register

Byte 7: Fract Aligner Control Register

Byte 7: Fract Aligner Control Register (continued)

Byte 8: Control Register

Byte 9: Control Register

Byte 10: Control Register

Byte 11: Control Register

Crystal Recommendations

The CY28326 requires a **Parallel Resonance Crystal.** Substituting a series resonance crystal will cause the

Table 7. Crystal Recommendations

CY28326 to operate at the wrong frequency and violate the ppm specification. For most applications there is a 300-ppm frequency shift between series and parallel crystals due to incorrect loading.

Crystal Loading

Crystal loading plays a critical role in achieving low ppm performance. To realize low ppm performance, the total capacitance the crystal will see must be considered to calculate the appropriate capacitive loading (CL).The following diagram shows a typical crystal configuration using the two trim capacitors. An important clarification for the following discussion is that the trim capacitors are in series with the crystal not parallel. It's a common misconception that load capacitors are in parallel with the crystal and should be approximately equal to the load capacitance of the crystal. This is not true.

Figure 1. Crystal Capacitive Clarification

Calculating Load Capacitors

In addition to the standard external trim capacitors, trace capacitance and pin capacitance must also be considered to correctly calculate crystal loading. As mentioned previously, the capacitance on each side of the crystal is in series with the crystal.

This means the total capacitance on each side of the crystal must be twice the specified crystal load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1,Ce2) should be calculated to provide equal capacitive loading on both sides.

Figure 2. Crystal Loading Example

As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This mean the total capacitance on each side of the crystal must be 2 times the specified load capacitance (CL).

While the capacitance on each side of the crystal is in series with the crystal, trim capacitors(Ce1,Ce2) should be calculated to provide equal capacitative loading on both sides.

PD# (Power-down) Clarification

Use the following formulas to calculate the trim capacitor values fro Ce1 and Ce2.

$$
Ce = 2 * CL - (Cs + Ci)
$$

The PD# (Power Down) pin is used to shut off ALL clocks prior to shutting off power to the device. PD# is an asynchronous active LOW input. This signal is synchronized internally to the device powering down the clock synthesizer. PD# is an

Load Capacitance (each side) Total Capacitance (as seen by the crystal)

$$
\text{CLe } = \frac{1}{\left(\frac{1}{\text{Ce1} + \text{Cs1} + \text{Ci1}} + \frac{1}{\text{Ce2} + \text{Cs2} + \text{Ci2}}\right)}
$$

powered down. All clocks are shut down in a synchronous manner so as not to cause glitches while transitioning to the low 'stopped' state.

PD# - Assertion

When PD# is sampled low by two consecutive rising edges of CPUC clock then all clock outputs (except CPU) clocks must be held low on their next high to low transition. CPU clocks must be driven high with a value of 2x Iref and CPUC undriven.

Due to the state of internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete

Figure 3. Power-down Assertion Timing Waveforms

PD# De-assertion

The power-up latency between PD# rising to a valid logic '1' level and the starting of all clocks is less than 3.0 ms.

Figure 4. Power-down De-assertion Timing Waveforms

CPU_STP# Assertion

The CPU_STP# signal is an active low input used for synchronous stopping and starting the CPU output clocks while the rest of the clock generator continues to function. When the CPU STP# pin is asserted, all CPU outputs that are set with the SMBus configuration to be stoppable via assertion of CPU_STP# will be stopped after being sampled by three rising edges of the internal CPUT clock. The final states of the stopped CPU signals are CPUT = HIGH and CPUC = LOW. There is no change to the output drive current values during the stopped state. The CPUT is driven HIGH with a current value equal to (Mult 0 'select') x (Iref), and the CPUC signal will not be driven. Due to the external pull-down circuitry, CPUC will be LOW during this stopped state.

Figure 5. CPU_STP# Assertion Waveform

CPU_STP# De-assertion

The de-assertion of the CPU_STP# signal will cause all CPU outputs that were stopped to resume normal operation in a synchronous manner.

Synchronous manner meaning that no short or stretched clock pulses will be produce when the clock resumes. The maximum latency from the deassertion to active outputs is no more than three CPU clock cycles.

Figure 6. CPU_STP# De-assertion Waveform

PCI_STP# Assertion[2]

The PCI_STP# signal is an active LOW input used for synchronous stopping and starting the PCI outputs while the rest of the clock generator continues to function.

The set-up time for capturing PCI_STP# going LOW is 10 ns (t_{SU}). (See Figure 7.)

Figure 7. PCI_STP# Assertion Waveform

PCI_STP# Deassertion

The deassertion of the PCI_STP# signal will cause all PCI clocks to

resume running in a synchronous manner within two PCI clock periods after PCI_STP# transitions to a high level.

Figure 8. PCI_STP# Deassertion Waveform

Note:

2. The PCI STOP function is controlled by PCI STP# pin number 19.

Figure 10. Clock Generator Power-up/Run State Diagram

Figure 11. Watch Dog timer flowchart for BIOS programming

Situation 1 : Power on & Ratio initial by HW strapping

Figure 13. BIOS programming SW FSEL table and System reset by Watch timer reset function (NO Frequency recovery).

Situation 3 : Power on & Ratio PIN switch to PCI clock

Figure 14. Power on & Ratio PIN switch to PCI clock

Absolute Maximum Conditions

DC Electrical Specifications

DC Electrical Specifications

AC Electrical Specifications

AC Electrical Specifications (continued)

Table 8. Maximum Lumped Capacitive Output Loads

Test and Measurement Set-up

For Differential CPU and SRC Output Signals

The following diagram shows lumped test load configurations for the differential Host Clock Outputs.

Figure 16. Lumped Load For Single-ended Output Signals (for AC Parameters Measurement)

Table 9. CPU Clock Current Select Function

Board Target Trace/Term Z	Reference R, $I_{REF} - V_{DD}$ (3*R _{REF})	Output Current	$V_{OH} @ Z$
50 Ohms	R_{RFF} = 475 1%, I_{RFF} = 2.32mA	$IOH = 6*IREF$	$0.7V$ @ 50

Ordering Information

Package Drawing and Dimensions

Dial-A-Frequency is a registered trademark of Cypress Semiconductor Corporation. Dial-A-Ratio is a trademark of Cypress Semiconductor Corporation.

Intel and Pentium are registered trademarks of Intel Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize
its products for use as crit Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. Cypress products are not warranted nor intended to be used for medical, life-support, life-saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress.

Document History Page

<u> 1989 - Johann Barn, mars ann an t-Aonaich an t-Aonaich an t-Aonaich an t-Aonaich an t-Aonaich ann an t-Aonaich</u>