













TS3A5223

SCDS339B - JANUARY 2013-REVISED APRIL 2017

# TS3A5223 0.45 Ω 2-Channel SPDT Bidirectional Analog Switch

#### **Features**

- Low ON Resistance Switches
  - 0.45  $\Omega$  (Typical) at 3.6 V
  - 0.85 Ω (Typical) at 1.8 V
- Wide Supply Range: 1.65 V to 3.6 V
- 1.0 V Compatible Logic Interface
- High Switch Bandwidth 80 MHz
- 0.01% THD Across Entire Band
- Specified min Break-before-make
- Bi-directional Switching
- -75 dB Channel-to-Channel Crosstalk
- -70 dB Channel-to-Channel OFF Isolation of Very Low Power Dissipation and Leakage Currents
- Very Small QFN-10 Package: 1.8 mm × 1.4 mm
- ESD Protection on all Pins
  - 2 kV HBM, 500 V CDM

### **Applications**

- Portable Electronics
- Smartphones, Tablets
- Home Electronics
- Wireline Communication

### 3 Description

The TS3A5223 is a high-speed 2-channel analog switch with break-before-make and bi-directional signal switching capability. The TS3A5223 can be used as a dual 2:1 multiplexer or a 1:2 dual demultiplexer.

The TS3A5223 offers very low ON resistance, very low THD, channel-to-channel crosstalk and very high OFF isolation. These features make TS3A5223 suitable for application in Audio signal routing and switching applications.


The TS3A5223 control logic supports 1 V - 3.6 V CMOS logic levels. The logic interface allows direct interface with a wide range of CPUs and microcontrollers without increasing the current drawn (I<sub>CC</sub>) and thus lowering power from supply consumption.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS3A5223	μQFN (10)	1.80 mm x 1.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Functional Diagram**



Copyright © 2017, Texas Instruments Incorporated



### **Table of Contents**

1	Features 1		8.4 Device Functional Modes	1
2	Applications 1	9	Application and Implementation	. 12
3	Description 1		9.1 Application Information	12
4	Revision History2		9.2 Typical Application	12
5	Pin Configuration and Functions3	10	Power Supply Recommendations	. 10
6	Specifications4	11	Layout	. 14
-	6.1 Absolute Maximum Ratings 4		11.1 Layout Guidelines	14
	6.2 ESD Ratings		11.2 Layout Example	14
	6.3 Recommended Operating Conditions	12	Device and Documentation Support	. 1
	6.4 Thermal Information		12.1 Documentation Support	1
	6.5 Electrical Characteristics5		12.2 Receiving Notification of Documentation Update	s 1
	6.6 Typical Characteristics		12.3 Community Resources	1
7	Parameter Measurement Information		12.4 Trademarks	1
8	Detailed Description 10		12.5 Electrostatic Discharge Caution	1
•	8.1 Overview		12.6 Glossary	1
	8.2 Functional Block Diagram 10	13	Mechanical, Packaging, and Orderable Information	11
	8.3 Feature Description		Intomation	. 13

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision A (February 2013) to Revision B

**Page** 


•	Added the Device Information table, ESD Ratings table, Thermal Information table, Feature Description section,	
	Device Functional Modes, Application and Implementation section, Power Supply Recommendations section,	
	Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information	
	section	1
•	Changed the V <sub>Max</sub> MAX value From: 3.6 V To: V <sub>CC</sub> in the <i>Recommended Operating Conditions</i> table	4
•	Deleted: "dt/dv, SEL pin Input rise and fall time limit" from the Recommended Operating Conditions table	4

#### Changes from Original (January 2013) to Revision A

Page



# **5 Pin Configuration and Functions**



**Pin Functions** 

Till Tallottollo							
NAME	PIN NUMBER	DESCRIPTION					
VCC	1	Positive supply Input – Connect 1.65 V to 3.6 V supply voltage					
NC1	5						
NO1	2	Cignal noth Input/Qutaut signal nine					
NC2	7	Signal path Input/Output signal pins					
NO2	10						
COM1, COM2	3, 9	Common signal path Input/Output signal pins					
GND	6	Ground reference pin					
SEL1, SEL2	4, 8	Select digital logic pin. Logic low connects COM to NC, Logic high connects COM to NO					



# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

Specified at  $T_A = -40$ °C to 85°C unless otherwise noted.

			VALUE		
			MIN	MAX	UNIT
VCC	Positive DC supply voltage		-0.3	4.3(2)	V
V <sub>COM</sub> V <sub>NO</sub> V <sub>NC</sub>	Analog voltage		-0.3	4.3(2)	V
I <sub>COM</sub> I <sub>NO</sub> I <sub>NC</sub>	On-state switch continuous current			±300	mA
I <sub>COM</sub> I <sub>NO</sub> I <sub>NC</sub>	On-state switch peak current (1ms pulse a		±500	mA	
P <sub>D</sub>	Total device power dissipation at T <sub>A</sub> = 85°C	10-μQFN RSW		430	mW
T <sub>A</sub>	Operating free-air ambient temperature ra	inge	-40	85	°C
TJ	Junction temperature range		<b>–</b> 55	150	°C
T <sub>stg</sub>	Storage temperature range		<b>–</b> 55	150	°C

<sup>(1)</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V <sub>(ESD)</sub> Electrostatic discharge		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	<b>v</b>

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Positive DC supply voltage	1.65	3.6	٧
$V_{COM}, V_{NO}, V_{NC}$	Analog voltage range	0	$V_{CC}$	٧
V <sub>SEL1</sub> V <sub>SEL2</sub>	Digital logic voltage	0	V <sub>CC</sub>	٧
T <sub>A</sub>	Operating free-air ambient temperature range	-40	85	οC

#### 6.4 Thermal Information

		TS3A5223	
	THERMAL METRIC <sup>(1)</sup>	RSW (UQFN)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	46.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	44.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	31.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> Not rated for continuous operation, 0.5% duty cycle at 1 kHz recommended

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.5 Electrical Characteristics

Specified over the recommended junction temperature range  $T_A = T_J = -40$ °C to 85°C Typical values are at  $T_A = T_J = 25$ °C (unless otherwise noted).


	PARAMETER	V <sub>cc</sub> (V)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC CHARA	ACTERISTICS						
		3.6		0.8			
$V_{IH}$	High-level Input voltage SEL1, SEL2 inputs	2.3		0.8			٧
		1.8		0.8			
		3.6				0.3	
$V_{IL}$	Low-level Input voltage SEL1, SEL2 inputs	2.3				0.3	٧
		1.8				0.3	
		3.6			0.45	0.6	
R <sub>ON</sub>	Switch ON Resistance	2.3	$V_S = 0 \text{ to } V_{CC}, I_S = 100 \text{ mA},$		0.6	0.8	Ω
OIV		1.8	V <sub>SEL</sub> = 1 V, 0 V		0.85	1.2	
$\Delta R_{ON}$	Difference of on-state resistance between switches	3.6	V <sub>S</sub> = 2 V, 0.8 V, IS = 100 mA, V <sub>SEL</sub> = 1 V, 0 V		0.05		Ω
		3.6			0.1	0.2	
R <sub>ON-FLAT</sub>	ON resistance flatness	2.3	$V_S = 0 \text{ to } V_{CC}, IS = 100 \text{mA},$		0.15	0.35	Ω
		1.8	V <sub>SEL</sub> = 1 V, 0 V		0.4	0.65	
I <sub>OFF</sub>	NC, NO pin leakage current when switch is off	3.6	V <sub>S</sub> = 0.3 or 3.0V, V <sub>COM</sub> = 3 or 0.3 V		5	90	nA
I <sub>S(ON)</sub>	NC, NO pin leakage current when switch is on	3.6	$V_S = 0.3$ or 3.0V, $V_{COM} = No Load$		4	60	nA
I <sub>SEL</sub>	Select pin input leakage current	Vs	V <sub>S</sub> = 0 or 3.6 V			100	nA
I <sub>CC</sub>	Quiescent supply current	3.6	V <sub>SEL</sub> = 0 or V <sub>CC</sub>		700	2000	nA
I <sub>CCLV</sub>	Supply current change	3.6	V <sub>SEL</sub> = 1 V to V <sub>SEL</sub> = V <sub>CC</sub>			200	nA
SWITCHIN	G PARAMETERS <sup>(1)(2)</sup>						
		3.6			0.1		
t <sub>PHL</sub>	Logic high to low propagation delay	2.5	$R_L = 50 \Omega, C_L = 35 pF$		0.2		ns
		1.8			0.2		
		3.6			0.1		
t <sub>PLH</sub>	Logic low to high propagation delay	2.5	$R_L = 50 \Omega, C_L = 35 pF$		0.2		ns
		1.8			0.2		
t <sub>ON</sub>	Turn-ON time	2.3 - 3.6	$R_L = 50 \Omega$ , $C_L = 35 pF$ , $V_S = 1.5 V$			70	ns
t <sub>OFF</sub>	Turn-OFF time	2.3 - 3.6	$R_L = 50 \ \Omega, \ C_L = 35 \ pF, \ V_S = 1.5 \ V$			75	ns
t <sub>BBM</sub>	Break-before-make time delay	3.6	$R_L = 50 \Omega$ , $C_L = 35 pF$ , $V_S = 1.5 V$	2	8		ns
Q <sub>INJ</sub>	Charge Injection	3.6	C <sub>L</sub> = 1 nF, V <sub>S</sub> = 0 V		40		рС
	ACTERISTICS						
BW	-3 dB Bandwidth	1.65 - 3.6	$R_L = 50 \ \Omega, \ C_L = 35 \ pF$		80		MHz
V <sub>ISO</sub>	Channel OFF isolation	1.65 - 3.6	V <sub>S</sub> = 1 Vrms, f = 100 kHz		-70		dB
V <sub>Xtalk</sub>	Channel-to-Channel Crosstalk	1.65 - 3.6	V <sub>S</sub> = 1 Vrms, f = 100kHz		-75		dB
THD	Total harmonic distortion	1.65 - 3.6	$R_L = 600 \Omega$ , $V_{SEL} = 2 Vpk-pk$ , $f = 20 Hz$ to 20 kHz		0.01%		
C <sub>SEL</sub>	Select pin input capacitance	3.3	f = 1 MHz		3		pF
C <sub>ON</sub>	NC, NO, and COM input capacitance when switch is on	3.3	f = 1 MHz		115		pF
C <sub>OFF</sub>	NC, NO, and COM input capacitance when switch is off	3.3	f = 1 MHz		50		pF
			*				

<sup>(1)</sup> Rise and Fall propagation delays, t<sub>PHL</sub> and t<sub>PLH</sub>, are measured between 50% values of the input and the corresponding output signal amplitude transition.

<sup>(2)</sup> Specified by characterization only. Validated during qualification. Not measured in production testing.



### 6.6 Typical Characteristics



Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated



# 7 Parameter Measurement Information




Figure 7. ON-State Resistance (R<sub>ON</sub>)




Figure 8. Turn-On  $(t_{ON})$  and Turn-Off Time  $(t_{OFF})$ 



# **Parameter Measurement Information (continued)**




Figure 9. Break-Before-Make Time (t<sub>BBM</sub>)




Figure 10. TOTAL HARMONIC DISTORTION (THD)



### **Parameter Measurement Information (continued)**




Figure 11. Crosstalk (X<sub>TALK</sub>)




Figure 12. OFF Isolation  $(O_{ISO})$ 




# 8 Detailed Description

#### 8.1 Overview

The TS3A5223 is a bidirectional, 2-channel, single-pole double-throw (2:1 SPDT) analog switch that is designed to operate from 1.65 V to 3.6 V. This switch solution comes in a small 1.4mm x 1.8 mm QFN package while maintaining excellent signal integrity, which makes the TS3A5223 suitable for a wide range of applications in personal electronics, portable instrumentation, and test and home electronics. The device maintains the signal integrity by its low ON-state resistance, excellent ON-state resistance matching, and total harmonic distortion (THD) performance. To prevent signal distortion during the transferring of a signal from one channel to another, the TS3A5223 device also has a specified break-before-make feature.

#### 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

#### 8.3 Feature Description

#### 8.3.1 Digital Logic Translation

The TS3A5223 devices supports down to 1-V logic signals irrespective of the supply voltage. The device accomplishes this with integrated level shifters on the digital input SEL1 and SEL2 pis.

#### 8.3.2 Break-Before-Make

The TS3A5223 devices prevents signal distortions when switching signals between the NO and NC pins by completely turning off one signal path before turning on the other signal path. The break-before-make timing specifications are found in the *Electrical Characteristics* table.



# 8.4 Device Functional Modes

Logic low voltage on SEL1 or SEL2 pins connect the COM pin to NC pin.

Logic high voltage on SEL1 or SEL2 pins connect the COM pin to NO pin.

Table 1. TS3A5223 Function Table

SEL1	SEL2	COM1	COM2
0	0	NC1	NC2
1	1	NO1	NO2
1	0	NO1	NC2
0	1	NC1	NO2



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TS3A5223 switch is bidirectional, so the NO, NC and COM pins can be used as either inputs or outputs. This switch is typically used when there is only one signal path that needs to be able to communicate to 2 different signal paths.

### 9.2 Typical Application




Figure 13. Typical Application

#### 9.2.1 Design Requirements

The TS3A5223 can be properly operated without any external components.

Unused, pins COM, NC, and NO may be left floating or grounded.

Digital control pins IN must be pulled up to VCC or down to GND to avoid undesired switch positions that could result from the floating pin and cause excess current consumption. For more information, refer to the application note *Implications of Slow or Floating CMOS Inputs* (SCBA002).


### 9.2.2 Detailed Design Procedure

Ensure that all of the signals passing through the switch are within the ranges specified in *Recommended Operating Conditions* to ensure proper performance.



### **Typical Application (continued)**

#### 9.2.3 Application Curves



 $V_{CC} = 3.6 \text{ V}$ 

Figure 14. On-Resistance vs. Switch Input Voltage

## 10 Power Supply Recommendations

TI recommends proper power-supply sequencing for all CMOS devices. Do not exceed the absolute-maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence VCC on first, followed by NO, NC, or COM. Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the VCC supply to other components. A 0.1- $\mu$ F capacitor, connected from VCC to GND, is adequate for most applications.



### 11 Layout

### 11.1 Layout Guidelines

- TI recommends following common printed-circuit board layout guidelines to ensure reliability of the device.
- · Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.

#### 11.2 Layout Example




Figure 15. Layout Example



### 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TS3A5223RSWR	ACTIVE	UQFN	RSW	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	B2A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2020

### TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
٧	Λ	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A5223RSWR	UQFN	RSW	10	3000	180.0	9.5	1.6	2.0	4.0	4.0	8.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2020




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A5223RSWR	UQFN	RSW	10	3000	184.0	184.0	19.0



PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This package complies to JEDEC MO-288 variation UDEE, except minimum package height.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated