



PM6675A

High efficiency step-down controller with embedded 2A LDO regulator

Target Specification

Features switching

- Switching section
 - 4.5V to 36V input voltage range
 - 0.6V, $\pm 1\%$ voltage reference
 - Selectable 1.5V fixed output voltage
 - Adjustable 0.6V to 3.3V output voltage
 - 1.237V $\pm 1\%$ reference voltage available
 - Very fast load transient response using constant-on-time control loop
 - No R_{SENSE} current sensing using low side MOSFETs' $R_{DS(ON)}$
 - Negative current limit
 - Latched OVP and UVP
 - Soft start internally fixed at 3ms
 - Selectable pulse skipping at light load
 - Selectable No-Audible (33KHz) pulse skip mode
 - Ceramic output capacitors supported
 - Output voltage ripple compensation
 - Output soft-end
- LDO regulator section
 - Adjustable 0.6V to 2.5V output voltage
 - Selectable $\pm 1A$ pk or $\pm 2A$ pk current limit
 - Dedicated power-good signal
 - Ceramic output capacitors supported
 - Output soft-end

Applications

- Industrial application on 24V
- Graphic cards
- Embedded computer systems



Description

The PM6675A device consists of a single high efficiency step-down controller and an independent Low Drop-Out (LDO) linear regulator.

The Constant On-Time (COT) architecture assures fast transient response supporting both electrolytic and ceramic output capacitors. An embedded integrator control loop compensates the DC voltage error due to the output ripple.

Selectable low-consumption mode allows the highest efficiency over a wide range of load conditions. The low-noise mode sets the minimum switching frequency to 33kHz for audio-sensitive applications. The LDO linear regulator can sink and source up to 2Apk. Two fixed current limit ($\pm 1A$ - $\pm 2A$) can be chosen.

An active Soft-End is independently performed on both the switching and the linear regulators outputs when disabled.

Order codes

Part number	Package	Packaging
PM6675A	VFQFPN-24 4x4 (Exposed Pad)	Tube


Contents

1	Typical application circuit	3
2	Pin settings	4
2.1	Connections	4
2.2	Pin description	5
3	Electrical data	7
3.1	Maximum rating	7
3.2	Thermal data	7
4	Electrical characteristics	8
5	Block diagram	11
6	Package mechanical data	12
7	Revision history	14

Obsolete Product(s) - Obsolete Product(s)

1 Typical application circuit

Figure 1. Application circuit




Obsolete Product(s)

2 Pin settings

2.1 Connections

Figure 2. Pin connection (through top view)



Obsolete Product(s)

2.2 Pin description

Table 1. Pin functions

N°	Pin	Function
1	LGND	LDO power ground. Connect to negative terminal of VTT output capacitor.
2	LFB	LDO remote sensing. Connect as close as possible to the load via a low noise PCB trace.
3	NOSKIP	Pulse-Skip/No-Audible Pulse-Skip Modes selector. See <i>Mode of Operation Selection</i> section for details.
4	LPG	LDO section Power-Good signal (open drain output). High when LDO output voltage is within $\pm 10\%$ of nominal value.
5	SGND	Ground Reference for analog circuitry, control logic and VTTREF buffer. Connect together with the thermal pad and VTTGND to a low impedance ground plane. See the <i>Application Note</i> for details.
6	AVCC	+5V supply for internal logic. Connect to +5V rail through a simple RC filtering network.
7	VREF	High accuracy output voltage reference (1.237V) for multilevel pins setting. It can deliver up to 50uA. Connect a 100nF capacitor between VREF and SGND in order to enhance noise rejection.
8	VOSC	Frequency Selection. Connect to the central tap of a resistor divider to set the desired switching frequency. The pin cannot be left floating. See <i>Device Description</i> section for details.
9	VSNS	Switching section output remote sensing and discharge path during output Soft-End. Connect as close as possible to the load via a low noise PCB trace.
10	VSEL	Fixed output selector and feedback input for the switching controller. If VSEL pin voltage is higher than 4V, the fixed 1.5V output is selected. If VSEL pin voltage is lower than 4V, it is used as negative input of the error amplifier. See <i>Mode of Operation Selection</i> section for details.
11	COMP	DC voltage error compensation pin for input the switching section. Refer to <i>Mode of Operation Selection</i> section for more details.
12	LILIM	Current limit selector for the LDO. Connect to SGND for $\pm 1A$ current limit or to +5V for $\pm 2A$ current limit.
13	SWEN	Switching Controller Enable. When tied to ground, the switching output is turned off and a Soft-End is performed.
14	LEN	Linear Regulator Enable. When tied to ground, the LDO output is turned off and a Soft-End is performed.
15	SPG	Switching Section Power-Good signal (open drain output). High when the switching regulator output voltage is within $\pm 10\%$ of nominal value.
16	PGND	Power ground for the switching section.
17	LGATE	Low-side gate driver output.
18	VCC	+5V low-side gate driver supply. Bypass with a 100nF capacitor to PGND.

Table 1. Pin functions (continued)

N°	Pin	Function
19	CSNS	Current sense input for the switching section. This pin must be connected through a resistor to the drain of the synchronous rectifier (RDSon sensing) or to the source of the synchronous rectifier (R _{SENSE} sensing) to set the current limit threshold.
20	PHASE	Switch node connection and return path for the high side gate driver.
21	HGATE	High-Side Gate Driver Output
22	BOOT	Bootstrap capacitor connection. Input for the supply voltage of the high-side gate driver.
23	LIN	Linear Regulator Input. Bypass to LGND by a 10µF ceramic capacitor for noise rejection enhancement.
24	LOUT	LDO linear regulator output. Bypass with a 20µF (2x10µF MLCC) filter capacitor.

3 Electrical data

3.1 Maximum rating

Table 2. Absolute maximum ratings ⁽¹⁾

Symbol	Parameter	Value	Unit
V_{AVCC}	AVCC to SGND	-0.3 to 6	V
V_{VCC}	VCC to SGND	-0.3 to 6	
	PGND, LGND to SGND	-0.3 to 0.3	
	HGATE and BOOT to PHASE	-0.3 to 6	
	HGATE and BOOT to PGND	-0.3 to 44	
V_{PHASE}	PHASE to SGND	-0.3 to 38	
	LGATE to PGND	-0.3 to $V_{VCC} + 0.3$	
	CSNS, SPG, LEN, SWEN, LILIM, COMP, VSEL, VSNS, VOSC, VREF, NOSKIP to SGND	-0.3 to $V_{AVCC} + 0.3$	
	LPG, VREF, LOUT, LFB to SGND	-0.3 to $V_{AVCC} + 0.3$	
	LIN, LOUT, LPG, LIN to LGND	-0.3 to $V_{AVCC} + 0.3$	
P_{TOT}	Power dissipation @ $T_A = 25^\circ\text{C}$	2.3	

1. Free air operating conditions unless otherwise specified. Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R_{thJA}	Thermal resistance junction to ambient	42	$^\circ\text{C}/\text{W}$
T_{STG}	Storage temperature range	-40 to 150	$^\circ\text{C}$
T_A	Operating ambient temperature range	-40 to 85	$^\circ\text{C}$
T_J	Junction operating temperature range	-25 to 125	$^\circ\text{C}$

4 Electrical characteristics

$T_A = 0^\circ\text{C}$ to 85°C , $V_{CC} = AV_{CC} = +5\text{V}$, $LIN = 1.5\text{V}$ and $LOUT = 0.9\text{V}$ if not otherwise specified.

Table 4. Electrical characteristics

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit	
Supply section							
V_{IN}	Input voltage range		4.5		36	V	
V_{AVCC}	IC supply voltage		4.5		5.5		
V_{VCC}	IC supply voltage		4.5		5.5		
I_{IN}	Operating current (Switching + LDO)	SWEN, LEN, VSEL and NOSKIP connected to AVCC, No load on LOOUT output			2	mA	
I_{SW}	Operating current (Switching)	SWEN, VSEL and NOSKIP connected to AVCC, LEN connected to SGND.			1		
I_{SHDN}	Shutdown operating current	SWEN and LEN tied to SGND.			10	μA	
UVLO	AVCC Under Voltage Lockout upper threshold		4.0	4.1	4.2	V	
	AVCC Under Voltage Lockout upper threshold		3.8	3.9	4.0		
	UVLO hysteresis		50			mV	
ON-time (SMPS)							
t_{ON}	On-time duration	VSEL and NOSKIP high, $V_{VSNS} = 2\text{V}$	VOSC = 300mV	650	750	850	ns
			VOSC = 500mV	390	450	510	
OFF-time (SMPS)							
t_{OFFMIN}	Minimum Off-Time			300	350	ns	
Voltage reference							
	Voltage accuracy	$4.5\text{V} < V_{IN} < 25\text{V}$	1.224	1.237	1.249	V	
	Load regulation	$-50\mu\text{A} < I_{VREF} < 50\mu\text{A}$	-4		4	mV	
	Undervoltage Lockout Fault Threshold			800			
SMPS output							
V_{OUT}	SMPS fixed output voltage ⁽¹⁾	VSEL connected to AVCC, NOSKIP tied to SGND, No Load		1.5		V	
	Output voltage accuracy ⁽¹⁾		-2		2	%	

1. Guaranteed by design. Not production tested.

Table 5. Electrical characteristics

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
Current limit and zero crossing comparator						
I_{CSNS}	CSNS input bias current		90	100	110	μA
	Comparator offset		-5		5	mV
	Positive current limit threshold	$V_{PGND} - V_{CSNS}$	-115	-100	-85	
	Fixed negative current limit threshold		-130	-110	-90	
$V_{ZC,OFFS}$	Zero crossing comparatot offset		-10	-5	0	
High and low side gate drivers						
	HGATE driver on-resistance	HGATE high state (pullup)		2.0	3	Ω
		HGATE low state (pulldown)		1.8	2.7	
	LGATE driver on-resistance	LGATE high state(pullup)		1.4	2.1	
		LGATE low state (pulldown)		0.6	0.9	
UVP/OVP protections and PGOOD signals						
OVP	Over voltage threshold		112	115	118	%
UVP	Under voltage threshold		63	70	73	
PGOOD	SMPS upper threshold		107	110	113	
	SMPS lower threshold		87	90	93	
	LDO upper threshold		107	110	113	
	LDO lower threshold		87	90	93	
$I_{PG,LEAK}$	SPG and LPG leakage current ¹	SPG and LPG forced to 5.5V			1	μA
$V_{PG,LOW}$	SPG and LPG low level voltage	$I_{LPG,SINK} = I_{SPG,SINK} = 4\text{mA}$		150	250	mV
Soft start section (SMPS)						
	Soft-start ramp time (4 steps current limit)		2	3	4	ms
	Soft-start initial current limit		22.5	25	27.5	μA
	Soft-start current limit step		22.5	25	27.5	
Soft end section						
	Switching section discharge resistance			25		Ω
	LDO section discharge resistance			25		
LDO section						
V_{LREF}	LDO reference voltage		0.594	0.6	0.606	V
V_{DROP}	LDO drop-out voltage	$V_{LOUT} = 0.9\text{V}, I_{LOUT} = 1\text{A}, -10\% \text{ output drop}$		0.25		

Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
	LDO Internal high-side MOSFET $R_{DS(on)}$	$I_{LOUT} = 1A, AVCC = 5V$		0.2	0.23	Ω
$I_{LDO,CL}$	LDO source current limit	$V_{LFB} < 1.10 * V_{LREF}, LILIM = 5V$	2	2.1	2.2	A
		$V_{LFB} < 1.10 * V_{LREF}, LILIM = 0V$	1	1.1	1.2	
	LDO sink current limit	$0.90 * V_{LREF} < V_{LFB} < 1.10 * V_{LREF}, LILIM = 5V$	-2.2	-2.1	-2	
		$0.90 * V_{LREF} < V_{LFB} < 1.10 * V_{LREF}, LILIM = 0V$	-1.2	-1.1	-1	
		$V_{LFB} > 1.10 * V_{LREF}, LILIM = 5V$	-1.2	-1.1	-1	
		$V_{LFB} > 1.10 * V_{LREF}, LILIM = 0V$	-0.6	-0.55	-0.6	
$I_{LIN,BIAS}$	LDO input bias current, On	LEN connected to AVCC, no load		1	10	μA
	LDO input bias current, Off	LEN = 0V, no load			1	
$I_{LFB,BIAS}$	LFB input bias current	LEN connected to AVCC $V_{LFB} = 0.6V$	-1		1	
$I_{LFB,LEAK}$	LFB leakage current	LEN = 0V, $V_{LFB} = 0.6V$	-1		1	
Power management section						
$V_{VTHVSEL}$	VSEL pin thresholds	Fixed mode	4.3			V
		Adjustable mode			3.7	
$V_{VTHNOSKIP}$	NOSKIP pin thresholds ⁽¹⁾	Forced-PWM Mode	4.2			
		No-Audible Mode	1.0		3.5	
		Pulse-Skip Mode			0.5	
$V_{VTHLILIM}$	LILIM pin thresholds ⁽¹⁾	$\pm 2A$ LDO Current Limit	2.4			
		$\pm 1A$ LDO Current Limit			0.8	
$I_{IN,LEAK}$	Logic input leakage current ⁽¹⁾	LEN, SWEN and LILIM=5V			1	μA
$I_{IN3,LEAK}$	Multilevel input leakage current ⁽¹⁾	VSEL and NOSKIP=5V			1	
$I_{OSC,LEAK}$	VOSC pin leakage current ⁽¹⁾	VOSC=1V			1	
Thermal shutdown						
T_{SHDN}	Shutdown temperature ⁽¹⁾				150	$^{\circ}C$

1. Guaranteed by design. Not production tested.

5 Block diagram

Figure 3. Functional and block diagram




Table 6. Legend

SWEN	Switching controller enable
LEN	LDO regulator enable
LDS	LDO output discharge enable
SDS	Switching output discharge enable
LILIM	LDO regulator current limit


6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Table 7. VFQFPN-24 4mm x 4mm mechanical data

Dim.	mm.		
	Typ	Min.	Max.
A		0.80	1.00
A1	0.00	0.05	0.05
A2	0.65		0.80
D	4.00		
D1	3.75		
E	4.00		
E1	3.75		
θ			12°
P	0.42	0.24	0.60
e	0.50		
N	24.00		
Nd	6.00		
Ne	6.00		
L	0.40	0.30	0.50
b		0.18	0.30
D2	2.10	1.95	2.25
E2	2.10	1.95	2.25

Figure 4. Package dimensions



Obsolete Product(s) - C

7 Revision history

Table 8. Revision history

Date	Revision	Changes
11-Oct-2006	1	Initial release.

Obsolete Product(s) - Obsolete Product(s)

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com