











TMUX110x 5-V, Low-Leakage-Current, 1:1 (SPST) Precision Switch

Features

Wide supply range: 1.08 V to 5.5 V

Low leakage current: 3 pA Low charge injection: -1.5 pC Low on-resistance: 1.8 Ω

-40°C to +125°C operating temperature

1.8 V Logic compatible

Fail-safe logic

Rail to rail operation

Bidirectional signal path

Break-before-make switching

ESD protection HBM: 2000 V

Applications

Sample-and-hold circuits

Feedback gain switching

Signal isolation

Field transmitters

Programmable logic controllers (PLC)

Factory automation and control

Ultrasound scanners

Patient monitoring and diagnostics

Electrocardiogram (ECG)

Data acquisition systems (DAQ)

Semiconductor test equipment

Battery test equipment

Instrumentation: lab, analytical, portable

Ultrasonic smart meters: Water and Gas

Optical networking

Optical test equipment

3 Description

The TMUX1101 and TMUX1102 are precision complementary metal-oxide semiconductor (CMOS) single-pole, single-throw (SPST) switches. Wide operating supply of 1.08 V to 5.5 V allows for use in a broad array of applications from medical equipment to industrial systems. The devices support bidirectional analog and digital signals on the source (S) and drain (D) pins ranging from GND to V_{DD} .

The logic control input (SEL) has 1.8 V logic compatible thresholds, ensuring both TTL and CMOS logic compatibility when operating within the valid supply voltage range. The switch of the TMUX1101 is turned on when SEL is Logic 1, while TMUX1102 is turned on when SEL is Logic 0. Fail-Safe Logic circuitry allows voltages on the SEL pin to be applied before the supply pin, protecting the device from potential damage.

The TMUX110x devices are part of the precision switches and multiplexers family. These devices have very low on and off leakage currents and low charge injection, allowing them to be used in high precision measurement applications. A low supply current of 3 nA and small package options enable use in portable applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMUX1101	SC70 (5) (DCK)	2.00 mm × 1.25 mm
TMUX1102	SOT-23 (5) (DBV)	2.90 mm x 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

TMUX110x Block Diagrams






Table of Contents

1	Features 1	9.7 Bandwidth19
2	Applications 1	10 Detailed Description 20
3	Description 1	10.1 Overview 20
4	Revision History2	10.2 Functional Block Diagram 20
5	Revision History2	10.3 Feature Description
6	Device Comparison Table3	10.4 Device Functional Modes
7	Pin Configuration and Functions	11 Application and Implementation 23
8	Specifications4	11.1 Application Information 23
•	8.1 Absolute Maximum Ratings	11.2 Typical Application - Sample-and-Hold Circuit 23
	8.2 ESD Ratings	11.3 Typical Application - Switched Gain Amplifier 25
	8.3 Recommended Operating Conditions	12 Power Supply Recommendations 27
	8.4 Thermal Information	13 Layout 27
	8.5 Electrical Characteristics (V _{DD} = 5 V ±10 %)	13.1 Layout Guidelines 27
	8.6 Electrical Characteristics ($V_{DD} = 3.3 \text{ V} \pm 10 \%$) 7	13.2 Layout Example28
	8.7 Electrical Characteristics ($V_{DD} = 1.8 \text{ V} \pm 10 \text{ %}$)9	14 Device and Documentation Support 29
	8.8 Electrical Characteristics (V _{DD} = 1.2 V ±10 %) 11	14.1 Documentation Support
	8.9 Typical Characteristics	14.2 Related Links 29
9	Parameter Measurement Information 16	14.3 Receiving Notification of Documentation Updates 29
	9.1 On-resistance	14.4 Community Resources
	9.2 Off-leakage current	14.5 Trademarks
	9.3 On-leakage current	14.6 Electrostatic Discharge Caution
	9.4 Transition time	14.7 Glossary
	9.5 Charge injection	15 Mechanical, Packaging, and Orderable
	9.6 Off isolation	Information 30

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Ch	hanges from Revision B (August 2019) to Revision C		
•	Added links in the applications section	1	
	Added setting for TMUX1101 and TMUX1102 DBV package RTM	1	
5	Revision History		
Ch	pangos from Povision A (March 2010) to Povision P	Dage	

C	nanges from Revision A (March 2019) to Revision B	age
•	Deleted the Product Preview note from the Device Information table	1
•	Deleted the Product Preview note from the Device Comparison table	3
•	Added DBV (SOT-23) thermal values to Thermal Information table	4

CI	hanges from Original (March 2019) to Revision A	Pag	•
	Changed the document From: Advanced Information To: Mixed Status.		


Submit Documentation Feedback




6 Device Comparison Table

PRODUCT	DESCRIPTION
TMUX1101	Low-Leakage-Current, 1:1 (SPST), Precision Switch (Logic High)
TMUX1102	Low-Leakage-Current, 1:1 (SPST), Precision Switch (Logic Low)

7 Pin Configuration and Functions





Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾		
NAME NO.		I YPE''	DESCRIPTION*/		
D	1	I/O	pin. Can be an input or output.		
S	2	I/O	pin. Can be an input or output.		
GND	3	Р	d (0 V) reference		
SEL	4	I	Logic control input. Controls the switch state as shown in Truth Tables.		
VDD	5	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V_{DD} and GND.		

- (1) I = input, O = output, I/O = input and output, and P = power.
- (2) Refer to Device Functional Modes for what to do with unused pins.



8 Specifications

8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted). (1) (2) (3)

		MIN	MAX	UNIT
V _{DD}	Supply voltage	-0.5	6	V
V _{SEL}	Logic control input pin voltage (SEL)	-0.5	6	V
I _{SEL}	Logic control input pin current (SEL)	-30	30	mA
V_S or V_D	Source or drain voltage (S, D)	-0.5	V _{DD} +0.5	V
I _S or I _{D (CONT)}	Source or drain continuous current (S, D)	-30	30	mA
T _{stg}	Storage temperature	-65	150	°C
T _J	Junction temperature		150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002, all pins (2)	±750	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

	<u> </u>			
		MIN	NOM MAX	UNIT
V_{DD}	Supply voltage	1.08	5.5	V
V _S or V _D	Signal path input and output voltage (source or drain pin) (S, D)	0	V_{DD}	V
V _{SEL}	Logic control input pin voltage (SEL)	0	5.5	V
T _A	Ambient temperature	-40	125	°C

8.4 Thermal Information

		TMUX1101	TMUX1101 / TMUX1102		
	THERMAL METRIC	DCK (SC70)	DBV (SOT-23)	UNIT	
		5 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	348.5	224.9	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	238.3	150.6	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	205.7	130.0	°C/W	
Ψ_{JT}	Junction-to-top characterization parameter	141.4	74.8	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	204.7	129.3	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

⁽²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

⁽³⁾ All voltages are with respect to ground, unless otherwise specified.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



8.5 Electrical Characteristics ($V_{DD} = 5 \text{ V } \pm 10 \text{ \%}$)

At $T_A = 25$ °C, $V_{DD} = 5$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	OG SWITCH	,				'	
		$V_S = 0 \text{ V to } V_{DD}$	25°C		1.8	4	Ω
R _{ON}	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			4.5	Ω
		Refer to On-resistance	-40°C to +125°C			4.9	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.85		Ω
R _{ON}	On-resistance flatness	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			1.6	Ω
FLAT		Refer to On-resistance	-40°C to +125°C			1.6	Ω
		V _{DD} = 5 V	25°C	-0.08	±0.005	0.08	nA
	0 (1)	Switch Off	-40°C to +85°C	-0.3		0.3	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	$V_D = 4.5 \text{ V} / 1.5 \text{ V}$ $V_S = 1.5 \text{ V} / 4.5 \text{ V}$ Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 5 V	25°C	-0.08	±0.005	0.08	nA
	5 (1)	Switch Off	-40°C to +85°C	-0.3		0.3	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	$V_D = 4.5 \text{ V} / 1.5 \text{ V}$ $V_S = 1.5 \text{ V} / 4.5 \text{ V}$ Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
	Channel on leakage current	V _{DD} = 5 V	V 25°C	-0.025	±0.003	0.025	nA
$I_{D(ON)}$		Switch On $V_D = V_S = 2.5 \text{ V}$ Refer to On-leakage current	-40°C to +85°C	-0.2		0.2	nA
I _{S(ON)}			-40°C to +125°C	-0.95		0.95	nA
		V _{DD} = 5 V	25°C	-0.1	±0.01	0.1	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C	-0.35		0.35	nA
I _{S(ON)}	onamor on rounage ourrons	$V_D = V_S = 4.5 \text{ V} / 1.5 \text{ V}$ Refer to On-leakage current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SEL)	-				· · · · · · · · · · · · · · · · · · ·	
V _{IH}	Input logic high		-40°C to +125°C	1.49		5.5	٧
V _{IL}	Input logic low		-40°C to +125°C	0		0.87	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.06	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	RSUPPLY						
	V aupply ourrent	Logic inpute 0 V or F.F.V	25°C		0.003		μΑ
I _{DD}	V _{DD} supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			1	μΑ

⁽¹⁾ When V_S is 4.5 V, V_D is 1.5 V or when V_S is 1.5 V, V_D is 4.5 V.



Electrical Characteristics (V_{DD} = 5 V ±10 %) (continued)

At $T_A = 25$ °C, $V_{DD} = 5$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	IIC CHARACTERISTICS						
		V _S = 3 V	25°C		12	17 18	ns
t _{TRAN}	Transition time from control input	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			17	ns
		Refer to Transition time	-40°C to +125°C		12 ns 17 ns 18 ns -1.5 pC -62 dB -40 dB 300 MH 6 pF 10 pF	ns	
Q _C	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$, $C_L = 1 nF$ Refer to Charge injection	25°C		-1.5	2 17 18 55 5 60 60 60 0 6 0 0 0 0 0 0 0 0 0 0 0	рС
Off Indication	R _L = 50 Ω, C _L = 5 pF f = 1 MHz Refer to Off isolation	25°C		-62		dB	
O _{ISO}	Off Isolation	R _L = 50 Ω, C _L = 5 pF f = 10 MHz Refer to Off isolation	25°C		-40		dB
BW	Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Bandwidth	$R_L = 50 \Omega, C_L = 5 pF$ 25°C 300			MHz	
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		6		рF
C _{DOFF}	Drain off capacitance	f = 1 MHz	25°C		10		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		17		pF

Submit Documentation Feedback



8.6 Electrical Characteristics ($V_{DD} = 3.3 \text{ V } \pm 10 \text{ \%}$)

At $T_A = 25$ °C, $V_{DD} = 3.3$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH		<u>'</u>				
		$V_S = 0 \text{ V to } V_{DD}$	25°C		3.7	8.8	Ω
RON RON RON FLAT D(OFF) D(OFF) D(ON) S(ON) LOGIC IN VIH VIL	On-resistance	I _{SD} = 10 mA	-40°C to +85°C			9.5	Ω
		Refer to On-resistance	-40°C to +125°C			9.8	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		1.9		Ω
	On-resistance flatness	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C		2		Ω
FLAI		Refer to On-resistance	-40°C to +125°C		2.2		Ω
		V _{DD} = 3.3 V	25°C	-0.05	±0.001	0.05	nA
	Non-resistance Non-		0.2	nA			
I _{S(OFF)} Sour		$V_{S} = 1 \text{ V} / 3 \text{ V}$	-40°C to +125°C	-0.9		0.9	nA
		55	25°C	-0.05	±0.001	0.05	nA
$I_{D(OFF)}$	Due in aff la alcana accomant (1)		-40°C to +85°C	-0.2		0.2	nA
	Drain on leakage current	$V_{S} = 1 \text{ V} / 3 \text{ V}$	-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 3.3 V	25°C	-0.1	±0.005	0.1	nA
$I_{D(ON)}$	Channel on leakage current		-40°C to +85°C	-0.35		0.35	nA
IS(ON)			-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SEL)	-					
V _{IH}	Input logic high		-40°C to +125°C	1.35		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		8.0	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		рF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWEF	RSUPPLY						
I	V cumply current	Logic inputs – 0 V or E 5 V	25°C		0.002		μΑ
I _{DD}	V _{DD} supply current	Logic inputs = 0 v or 5.5 v	-40°C to +125°C			0.65	μΑ

⁽¹⁾ When V_S is 3 V, V_D is 1 V or when V_S is 1 V, V_D is 3 V.



Electrical Characteristics (V_{DD} = 3.3 V ±10 %) (continued)

At $T_A = 25$ °C, $V_{DD} = 3.3$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	IIC CHARACTERISTICS						
		V _S = 2 V	25°C	14 C 20	ns		
t _{TRAN}	Transition time from control input	$R_L = 200 \Omega$, $C_L = 15 pF$	-40°C to +85°C			20	ns
		Refer to Transition time	-40°C to +125°C		14 20 22 -1.5 -62 -40 300 6	ns	
Q _C	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$, $C_L = 1 nF$ Refer to Charge injection	25°C		-1.5	4 20 22 .5 .5 .62 .60 .00	рС
0	O" leadatha	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz Refer to Off isolation	25°C		-62		dB
O _{ISO}	Off Isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 10 MHz Refer to Off isolation	25°C		-40		dB
BW	Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Bandwidth	25°C		300		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		6		рF
C _{DOFF}	Drain off capacitance	f = 1 MHz	25°C		10		рF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C 25°C 25°C		17		pF

Submit Documentation Feedback



8.7 Electrical Characteristics ($V_{DD} = 1.8 \text{ V } \pm 10 \text{ \%}$)

At $T_A = 25$ °C, $V_{DD} = 1.8$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_S = 0 \text{ V to } V_{DD}$	25°C		40		Ω
R_{ON}	On-resistance	I _{SD} = 10 mA	-40°C to +85°C			80	Ω
		Refer to On-resistance	-40°C to +125°C			80	Ω
		V _{DD} = 1.98 V	25°C	-0.05	±0.001	0.05	nA
	Course off lookers current(1)	Switch Off $V_D = 1.62 \text{ V} / 1 \text{ V}$	-40°C to +85°C	-0.2		0.2	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	V _D = 1.62 V / 1 V V _S = 1 V / 1.62 V Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 1.98 V	25°C	-0.05	±0.001	0.05	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾		Switch Off -40°C to +85°C			0.2	nA
		V _D = 1.62 V / 1 V V _S = 1 V / 1.62 V Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 1.98 V	25°C	-0.1	±0.005	0.1	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C	-0.35		0.35	nA
I _{S(ON)}		V _D = V _S = 1.62 V / 1 V Refer to On-leakage current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SEL)					1.	
V _{IH}	Input logic high		-40°C to +125°C	1.07		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.68	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C_{IN}	Logic input capacitance		25°C		1		pF
C_{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	RSUPPLY						
	V _{DD} supply current	Logic inputs = 0 V or 5.5 V	25°C		0.001		μΑ
I _{DD}	VDD supply current	Logic inputs = 0 v or 5.5 v	-40°C to +125°C			0.45	μΑ

⁽¹⁾ When V_S is 1.62 V, V_D is 1 V or when V_S is 1 V, V_D is 1.62 V.



Electrical Characteristics (V_{DD} = 1.8 V ±10 %) (continued)

At $T_A = 25$ °C, $V_{DD} = 1.8$ V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	YNAMIC CHARACTERISTICS						
		$\begin{array}{c} V_S = 1 \ V \\ R_L = 200 \ \Omega, \ C_L = 15 \ pF \\ Refer to \ Transition \ time \\ \hline V_S = 1 \ V \\ R_S = 0 \ \Omega, \ C_L = 1 \ nF \\ Refer to \ Charge \ injection \\ \hline R_L = 50 \ \Omega, \ C_L = 5 \ pF \\ f = 1 \ MHz \\ Refer to \ Off \ isolation \\ \hline R_L = 50 \ \Omega, \ C_L = 5 \ pF \\ f = 10 \ MHz \\ Refer to \ Off \ isolation \\ \hline R_L = 50 \ \Omega, \ C_L = 5 \ pF \\ Refer to \ Off \ isolation \\ \hline R_L = 50 \ \Omega, \ C_L = 5 \ pF \\ Refer to \ Off \ isolation \\ \hline R_L = 50 \ \Omega, \ C_L = 5 \ pF \\ Refer to \ Off \ isolation \\ \hline R_L = 50 \ \Omega, \ C_L = 5 \ pF \\ Refer to \ Bandwidth \\ \hline Sefer \ Off \ isolation \\ \hline Off \ isol$		ns			
t _{TRAN}	Transition time from control input	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			44	ns
		Refer to Transition time	-40°C to +125°C	25 +85°C +125°C -1.5 -62 -40 300 6	44	ns	
Q _C	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$, $C_L = 1 nF$ Refer to Charge injection	25°C		-1.5	25 44 44 1.5 -62 -40 300 6 10	рС
0	Transition time from control inp Charge Injection Off Isolation Bandwidth OFF Source off capacitance Drain off capacitance On capacitance	Refer to Off isolation			-62		dB
O _{ISO} Off Isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 10 MHz Refer to Off isolation	25°C		-40		dB	
BW	Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Bandwidth	25°C	300			MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		6		рF
C _{DOFF}	Drain off capacitance	f = 1 MHz	25°C		10		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		17		pF

Submit Documentation Feedback



8.8 Electrical Characteristics ($V_{DD} = 1.2 \text{ V } \pm 10 \text{ \%}$)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH	,				1	
		$V_S = 0 \text{ V to } V_{DD}$	25°C		70		Ω
R _{ON}	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			105	Ω
		Refer to On-resistance	-40°C to +125°C			105	Ω
		V _{DD} = 1.32 V	25°C	-0.05	±0.001	0.05	nA
	0(1)	Switch Off	-40°C to +85°C	-0.2		0.2	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	$V_D = 1 \text{ V} / 0.8 \text{ V}$ $V_S = 0.8 \text{ V} / 1 \text{ V}$ Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 1.32 V	25°C	-0.05	±0.001	0.05	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	Switch Off	-40°C to +85°C	-0.2		0.2	nA
		$V_D = 1 \text{ V} / 0.8 \text{ V}$ $V_S = 0.8 \text{ V} / 1 \text{ V}$ Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
	Channel on leakage current	V _{DD} = 1.32 V	25°C	-0.1	±0.005	0.1	nA
$I_{D(ON)}$		Switch On	-40°C to +85°C	-0.35		0.35	nA
I _{S(ON)}		$V_D = V_S = 1 \text{ V} / 0.8 \text{ V}$ Refer to On-leakage current	-40°C to +125°C	-2		2	nA
LOGIC	NPUTS (SEL)	(1.	
V _{IH}	Input logic high		-40°C to +125°C	0.96		5.5	٧
V _{IL}	Input logic low		-40°C to +125°C	0		0.36	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
	V cupply ourrent	Logic inputs = 0 V or 5.5 V	25°C		0.001		μΑ
I _{DD}	V _{DD} supply current	Logic inputs = 0 v or 5.5 v	-40°C to +125°C			0.38	μΑ

⁽¹⁾ When $\rm V_S$ is 1 V, $\rm V_D$ is 0.8 V or when $\rm V_S$ is 0.8 V, $\rm V_D$ is 1 V.



Electrical Characteristics (V_{DD} = 1.2 V ±10 %) (continued)


	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAM	IIC CHARACTERISTICS						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	25°C		55		ns		
t _{TRAN}	Transition time from control input	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			190	ns
		Refer to Transition time	-40°C to +125°C			5 190 190 5 2 2	ns
Q _C	Charge Injection	$R_S = 0 \Omega, C_L = 1 nF$	25°C		-1.5		рС
	Off healthing	f = 1 MHz	MHz 25°C -62		-62		dB
O _{ISO}	Off Isolation	f = 10 MHz	25°C		-42		dB
BW	Bandwidth		25°C		300		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		6		рF
	Drain off capacitance	f = 1 MHz	25°C		10		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		17		pF

Submit Documentation Feedback




8.9 Typical Characteristics

At $T_A = 25$ °C, $V_{DD} = 5$ V (unless otherwise noted).



TEXAS INSTRUMENTS

Typical Characteristics (continued)



Submit Documentation Feedback



Typical Characteristics (continued)




Figure 15. On Response vs Frequency

 $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$

Copyright © 2019, Texas Instruments Incorporated



9 Parameter Measurement Information

9.1 On-resistance

The on-resistance of a device is the ohmic resistance between the source (S) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in Figure 16. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$:




Figure 16. On-Resistance measurement setup

9.2 Off-leakage current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

The setup used to measure both off-leakage currents is shown in Figure 17.




Figure 17. Off-leakage measurement setup



9.3 On-leakage current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. Figure 18 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




Figure 18. On-leakage measurement setup

9.4 Transition time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 19 shows the setup used to measure transition time, denoted by the symbol transition.




Figure 19. Transition-time measurement setup



9.5 Charge injection

The TMUX110x devices have a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C . Figure 20 shows the setup used to measure charge injection from source (S) to drain (D).




Figure 20. Charge-injection measurement setup

9.6 Off isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (S) of an off-channel. The characteristic impedance, Z_0 , for the measurement is 50 Ω . Figure 21 shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.




Figure 21. Off isolation measurement setup

Off Isolation =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (1)



9.7 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (S) of an on-channel, and the output is measured at the drain pin (D) of the device. The characteristic impedance, Z_0 , for the measurement is 50 Ω . Figure 22 shows the setup used to measure bandwidth.




Figure 22. Bandwidth measurement setup



10 Detailed Description

10.1 Overview

The TMUX1101 and TMUX1102 are 1:1 (SPST) switches. The TMUX110x devices have a controllable singlepole, single-throw switch that is turned on or off based on the state of the select pin. The switch of the TMUX1101 is turned on with a Logic 1 on the select pin, while a Logic 0 is required to turn on switch in the TMUX1102. Figure 23 shows the functional block diagram for the TMUX110x devices.

10.2 Functional Block Diagram




Figure 23. TMUX110x Functional Block Diagram

10.3 Feature Description

10.3.1 Bidirectional operation

The TMUX110x conducts equally well from source (S) to drain (D) or from drain (D) to source (S). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

10.3.2 Rail to rail operation

The valid signal path input/output voltage for TMUX110x ranges from GND to V_{DD}.

10.3.3 1.8 V Logic compatible inputs

The TMUX110x devices have 1.8-V logic compatible control for all logic control inputs. The logic input thresholds scale with supply but still provide 1.8-V logic control when operating at 5.5 V supply voltage. 1.8-V logic level inputs allows the TMUX110x devices to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. The current consumption of the TMUX110x devices increase when using 1.8 V logic with higher supply voltage as shown in Figure 10. For more information on 1.8 V logic implementations refer to Simplifying Design with 1.8 V logic Muxes and Switches.

10.3.4 Fail-safe logic

The TMUX110x supports Fail-Safe Logic on the control input pin (SEL) allowing for operation up to 5.5 V, regardless of the state of the supply pin. This feature allows voltages on the control pin to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pin. For example, the Fail-Safe Logic feature allows the select pin of the TMUX110x devices to be ramped to 5.5 V while V_{DD} = 0 V. Additionally, the feature enables operation of the TMUX110x with V_{DD} = 1.2 V while allowing the select pin to interface with a logic level of another device up to 5.5 V.



Feature Description (continued)

10.3.5 Ultra-low Leakage Current

The TMUX110x devices provide extremely low on-leakage and off-leakage currents. The TMUX110x devices are capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents. Figure 24 shows typical leakage currents of the TMUX110x devices versus temperature at $V_{DD} = 5 \text{ V}$.




Figure 24. Leakage Current vs Temperature

10.3.6 Ultra-low Charge Injection

The TMUX110x devices have a transmission gate topology, as shown in Figure 25. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.

The TMUX110x devices have special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to -1.5 pC at $V_S = 1$ V as shown in Figure 26.




Figure 25. Transmission Gate Topology




Figure 26. Charge Injection vs Source Voltage



10.4 Device Functional Modes

The TMUX110x devices have a controllable single-pole, single-throw switch that is turned on or turned off based on the state of the corresponding select pin. The control pin can be as high as 5.5 V.

The TMUX110x devices can be operated without any external components except for the supply decoupling capacitors. Unused logic control pins should be tied to GND or V_{DD} in order to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx or Dx) should be connection to GND.

10.4.1 Truth Tables

Table 1 and Table 2 show the truth tables for the TMUX1101 and TMUX1102 respectively.

Table 1. TMUX1101 Truth table

SEL	SWITCH STATE
0	OFF (HI-Z)
1	ON

Table 2. TMUX1102 Truth table

SEL	SWITCH STATE
0	ON
1	OFF (HI-Z)



11 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The TMUX11xx family offers ulta-low input and output leakage currents and low charge injection. These devices operate up to 5.5 V, and offer true rail-to-rail input and output of both analog and digital signals. The TMUX110x have a low on-capacitance which allows faster settling time when multiplexing inputs in the time domain. These features make the TMUX11xx devices a family of precision, high-performance switches and multiplexers for low-voltage applications.

11.2 Typical Application - Sample-and-Hold Circuit

One useful application to take advantage of the TMUX1101 and TMUX1102's performance is the sample-and-hold circuit. A sample-and-hold circuit can be useful for an analog to digital converter (ADC) to sample a varying input voltage with improved reliability and stability. It can also be used to store the output samples from a single digital-to-analog converter (DAC) in a multi-output application. A simple sample-and-hold circuit can be realized using an analog switch such as the TMUX1101, and TMUX1102 analog switches. Figure 27 shows a single channel sample-and hold circuit using either of the TMUX110x devices.




Figure 27. Single Channel Sample-and-Hold Circuit Example

An optional op amp is used before the switch since driving large capacitive loads is a typical limitation of buffered DACs. The additional buffer stage is included following the DAC to prevent potential stability problems from driving a large capacitive load.

Ideally, the switch delivers only the input signals to the holding capacitors. However, when the switch is toggled, some amount of charge is transferred to the switch output in the form of charge injection, resulting in a pedestal sampling error. The TMUX1101 and TMUX1102 switches have excellent charge injection performance of only -1.5 pC, making them ideal choices for this implementation to minimize sampling error. The pedestal error voltage is indirectly related to the size of the capacitance on the output, for better precision a larger capacitor is required due to charge injection.



Typical Application - Sample-and-Hold Circuit (continued)

11.2.1 Design Requirements

The purpose of this precision design is to implement an optimized single channel sample-and-hold circuit using a precision 1:1 (SPST) CMOS switch. The sample-and-hold circuit needs to be capable of supporting high accuracy with minimized pedestal error and fast settling time.

11.2.2 Detailed Design Procedure

The TMUX1101 or TMUX1102 switch is used in conjunction with the voltage holding capacitors (C_H) to implement the sample-and-hold circuit. The basic operation is:


- 1. When the switch is closed, it samples the input voltage and charges the holding capacitors (C_H) to the input voltage values.
- 2. When the switch is open, the holding capacitors (C_H) holds its previous value, maintaining stable voltage at the amplifier output (V_{OUT}) .


Due to switch and capacitor leakage current, as well as amplifier bias current, the voltage on the hold capacitors droops with time. The TMUX1101 and TMUX1102 minimize the droops due to its ultra-low leakage performance. At 25°C, the TMUX1101 and TMUX1102 have extremely low leakage current of 3 pA typical.


Refer to Sample & Hold Glitch Reduction for Precision Outputs Reference Design for more information on sample-and-hold circuits.

11.2.3 Application Curve

TMUX1101 and TMUX1102 have excellent charge injection performance and ultra-low leakage current, making them ideal choices to minimize sampling error for the sample-and-hold application. The charge injection and leakage performance are shown in Figure 28 and Figure 29 respectively.







 $V_{DD} = 5 V$

Figure 28. Charge Injection vs Source Voltage

Figure 29. On-Leakage vs Source or Drain Voltage



11.3 Typical Application - Switched Gain Amplifier

Switches and multiplexers are commonly used in the feedback path of amplifier circuits to provide configurable gain control. By using various resistor values on the switch path, the TMUX110x allows the system to have multiple gain settings. An external resistor ensures the amplifier isn't operating in an open loop configuration. A transimpedance amplifier (TIA) for photodiode inputs is a common circuit that requires gain control using a switch to convert the output current of the photodiode into a voltage for the MCU or processor. The amount of light present during a photodiode measurement is dependent on the time of day and available light source. An external switch such as the TMUX110x can be utilized to increase the gain when a smaller photodiode current is present. The leakage current, capacitance, and charge injection performance of the TMUX110x are key specifications to evaluate when selecting a device for gain control. An example switched gain amplifier circuit is shown in Figure 30.




Figure 30. Configurable Gain Setting of a TIA circuit

11.3.1 Design Requirements

For this design example, use the parameters listed in Table 3.

Table 3. Design parameters

PARAMETERS	VALUES
Supply (V _{DD})	3.3 V
Input / Output signal range	0 μA to 10 μA
Control logic thresholds	1.8 V compatible




11.3.2 Detailed Design Procedure

The TMUX110x devices can be operated without any external components except for the supply decoupling capacitors. All inputs signals passing through the switch must fall within the recommended operating conditions of the TMUX110x, including signal range and continuous current. For this design example, with a supply of 3.3 V, the signals can range from 0 V to 3.3 V when the device is powered. The max continuous current can be 30 mA.

Photodiodes commonly have a current output that ranges from a few hundred picoamps to tens of microamps based on the amount of light being absorbed. The TMUX110x devices have a typical On-leakage current of less than 10 pA, which would lead to an accuracy well within 1% of a full scale 10 μ A signal. The low ON and OFF capacitance of the TMUX110x improves system stability by minimizing the total capacitance on the output of the amplifier. Lower capacitance leads to less overshoot and ringing in the system, which can cause the amplifier circuit to become unstable if the phase margin is not at least 45°. Refer to *Improve Stability Issues with Low Con Multiplexers* for more information on calculating the phase margin versus percent overshoot.

11.3.3 Application Curve

The TMUX110x devices are capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents.



 $T_A = 25^{\circ} C$ Figure 31. On-Leakage vs Source or Drain Voltage



12 Power Supply Recommendations

The TMUX110x devices operate across a wide supply range of 1.08 V to 5.5 V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μF to 10 μF from V_{DD} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

13 Layout

13.1 Layout Guidelines

13.1.1 Layout Information

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 32 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 32. Trace example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, throughhole pins are not recommended at high frequencies.



Layout Guidelines (continued)

Figure 33 illustrates an example of a PCB layout with the TMUX110x. Some key considerations are:

- Decouple the V_{DD} pin with a 0.1- μ F capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V_{DD} supply.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

13.2 Layout Example




Figure 33. TMUX110x Layout example

Submit Documentation Feedback



14 Device and Documentation Support

14.1 Documentation Support

14.1.1 Related Documentation

Texas Instruments, Sample and Hold Glitch Reduction for Precision Outputs Reference Design.

Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit.

Texas Instruments, Improve Stability Issues with Low CON Multiplexers.

Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches.

Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches.

Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers.

14.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 4. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TMUX1101	Click here	Click here	Click here	Click here	Click here
TMUX1102	Click here	Click here	Click here	Click here	Click here

14.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

14.4 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

14.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

14.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

14.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

PACKAGING INFORMATION

Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	227.00	5517	_		5 110 0 0					
ACTIVE	SO1-23	DBA	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1W1F	Samples
ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	101	Samples
ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1W3F	Samples
ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	102	Samples
	ACTIVE ACTIVE ACTIVE	ACTIVE SOT-23 ACTIVE SC70 ACTIVE SOT-23	(1) Drawing ACTIVE SOT-23 DBV ACTIVE SC70 DCK ACTIVE SOT-23 DBV	(1) Drawing ACTIVE SOT-23 DBV 5 ACTIVE SC70 DCK 5 ACTIVE SOT-23 DBV 5	(1) Drawing Qty ACTIVE SOT-23 DBV 5 3000 ACTIVE SC70 DCK 5 3000 ACTIVE SOT-23 DBV 5 3000	(1) Drawing Qty (2) ACTIVE SOT-23 DBV 5 3000 RoHS & Green ACTIVE SC70 DCK 5 3000 RoHS & Green ACTIVE SOT-23 DBV 5 3000 RoHS & Green	(1) Drawing Qty (2) Ball material (6) ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU ACTIVE SC70 DCK 5 3000 RoHS & Green NIPDAU ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU	(1) Drawing Qty (2) Ball material (6) (3) ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM ACTIVE SC70 DCK 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM	(1) Drawing Qty (2) Ball material (3) ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ACTIVE SC70 DCK 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125	(1) Drawing Qty (2) Ball material (3) (4/5) ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 1W1F ACTIVE SC70 DCK 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 101 ACTIVE SOT-23 DBV 5 3000 RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 1W3F

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1101DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TMUX1101DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TMUX1102DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TMUX1102DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

www.ti.com 3-Jun-2023



*All dimensions are nominal

7 till dillitoriolorio di o riorriiridi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1101DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TMUX1101DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TMUX1102DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TMUX1102DCKR	SC70	DCK	5	3000	180.0	180.0	18.0





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.
 Support pin may differ or may not be present.






NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated