

Summary and Features

- Low parts count, low cost, simple resonant (LLC) converter
	- Integration of controller, high-side and low-side MOSFETS and drivers reduces component count and design effort
- High operating frequency (250 kHz)
	- Reduces transformer core size (EEL25) and size of converter
	- Enables ceramic in place of electrolytic output capacitors
- High-efficiency
	- >95% efficiency at full load
	- >95% average efficiency (20%, 50%, 100% load points)
- Capacitive current sense for low power dissipation
- Burst mode ensures no-load regulation

PATENT INFORMATION

Power Integrations 5245 Hellyer Avenue, San Jose, CA 95138 USA. Tel: +1 408 414 9200 Fax: +1 408 414 9201 *www.powerint.com*

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.powerint.com. Power Integrations grants its customers a license under certain patent rights as set forth at <http://www.powerint.com/ip.htm>.

Table of Contents

Important Note:

Although this board is designed to satisfy safety isolation requirements, the engineering prototype has not been agency approved.

1 Introduction

This document is an engineering report describing a 24 V, 150 W LLC DC-DC converter utilizing a LCS702HG integrated LLC power stage IC. The report and board is intended as a general purpose test platform to demonstrate operation and capabilities of the HiperLCS family of devices.

The design operates from an input voltage range of 300 V to 420 V DC and requires an auxiliary supply of 12 V. The high-voltage DC input in a typical system would be supplied from a PFC stage and the 12 V from system bias or standby supply.

The document contains the power supply specification, schematic, bill of materials, transformer documentation, printed circuit layout, and performance data.

1.1 Important Notes

For proper operation, the RD-239 must be used with a capacitor of at least 10 µF **between the +380 V input and the input return placed directly across the terminals.**

In most systems where this converter is used a secondary side supervisory circuit or output OV crowbar provides protection for output overvoltage. Therefore this design includes short-circuit protection, but no provisions for output overvoltage protection. Performing an overvoltage test by disabling the TL431 (U3) or optocoupler (U2) will cause the output voltage to rise, exceeding the voltage rating of the output Schottky rectifier (D2) and causing failure.

Figure 1 - Populated Circuit Board Photograph, Top View.

Figure 2 – Populated Circuit Board Photograph, Side View (1).

Figure 3 - Populated Circuit Board Photograph Side View (2)

Figure 4 - Populated Circuit Board Photograph, Bottom View.

2 Power Supply Specification

The table below represents the minimum acceptable performance of the design. Actual performance is listed in the results section.

4 Circuit Description

The schematic in Figures 5 depicts a 24 V, 150 W LLC DC-DC converter implemented using the LCS702HG, intended for demonstration of HiperLCS device operation. It is designed to be supplied from a nominal DC input voltage of 380 V and a 12 V bias supply.

For proper operation, the RD-239 must be used with a bulk capacitor of at least 10 μ F placed directly between the +380 V input (B+) and the input return (0 V), placed directly across the terminals.

4.1 Primary

Integrated circuit U1 incorporates the control circuitry, drivers and output MOSFETs necessary for an LLC resonant half-bridge (HB) converter. The HB output of U1 drives output transformer T1 via a blocking/resonating capacitor (C11). This capacitor was rated for the operating ripple current and to withstand the high voltages present during fault conditions.

Transformer T1 was designed for a leakage inductance of 53 μ H. This, along with resonating capacitor C11, sets the primary series resonant frequency at ~278 kHz according to the equation:

$$
f_R = \frac{1}{6.28\sqrt{L_L \times C_R}}
$$

Where f_R is the series resonant frequency in Hertz, L_l is the transformer leakage inductance in Henries, and C_R is the value of the resonating capacitor (C11) in Farads.

The transformer turns ratio was set by adjusting the primary turns such that the operating frequency at nominal input voltage and full load is close to, but slightly less than, the previously described resonant frequency.

An operating frequency of 250 kHz was found to be a good compromise between transformer size, output filter capacitance (enabling ceramic capacitors), and efficiency.

The number of secondary winding turns was chosen to provide a good compromise between core and copper losses. AWG #44 Litz wire was used for the primary and AWG #42 Litz wire, for the secondary, this combination providing high-efficiency at the operating frequency (~250 kHz). The number of strands within each gauge of Litz wire was chosen as a balance between winding fit and copper losses.

The core material selected was NC-2H (from Nicera). This material yielded acceptable (low loss) performance however selecting a material more suited for high-frequency operation, such as PC95 (from TDK), would further reduce core loss and increase efficiency.

Components D1, R6, and C8 comprise the bootstrap circuit to supply the internal highside driver of U1.

Components C20, R5, and C1 provide filtering and bypassing of the +12 V input which is the V_{CC} supply for U1. Note: V_{CC} voltage of >15 V may damage U1.

Voltage divider R1 to R4 sets the high-voltage turn-on, turn-off, and overvoltage thresholds of U1. The voltage divider values are chosen to set the LLC turn-on point at 360 VDC and the turn-off point at 285 VDC, with an input overvoltage turn-off point at 473 VDC. Built-in hysteresis sets the input undervoltage turn-off point at 280 VDC.

Capacitor C9 is a high-frequency bypass capacitor for the +380 V input, connected with short traces between the D and S1/S2 pins of U1.

Capacitor C12 forms a current divider with C11, and is used to sample a portion of the primary current. Resistor R11 senses this current, and the resulting signal is filtered by R12 and C7. Capacitor C12 should be rated for the peak voltage present during fault conditions, and should use a stable, low-loss dielectric such as metalized film, SL ceramic, or NPO/COG ceramic. The capacitor used in the RD-239 is a ceramic disc with ìSLî temperature characteristic, commonly used in the drivers for CCFL tubes. The values chosen set the 1 cycle (fast) current limit at 5.5 A, and the 7-cycle (slow) current limit at 3 A, according to the equation:

$$
I_{CL} = \frac{0.5}{\left(\frac{C12}{C11 + C12}\right) \times R11}
$$

 I_{CL} is the 7-cycle current limit in Amperes, R11 is the current limit resistor in Ohms, and C11 and C12 are the values of the resonating and current sampling capacitors in nanofarads, respectively. For the one-cycle current limit, substitute 0.9 V for 0.5 V in the above equation.

Resistor R12 and capacitor C7 filter primary current signal to the IS pin. Resistor R12 is set to 220 Ω , the minimum recommended value. The value of C7 is set to 1 nF to avoid nuisance tripping due to noise, but not so high as to substantially affect the current limit set values as calculated above. These components should be placed close to the IS pin for maximum effectiveness. The IS pin can tolerate negative currents, the current sense does not require a complicated rectification scheme.

Resistor R10 sets the dead time at 330 ns and maximum operating frequency for U1 at 773 kHz. The F_{MAX} input of U1 is filtered by C5. The combination of R10 and R19 also selects burst mode "1" for U1. This sets the lower and upper burst threshold frequencies at 338 kHz and 386 kHz, respectively.

The FEEDBACK pin has an approximate characteristic of 2.6 kHz per μA into the FEEDBACK pin. As the current into the FEEDBACK pin increases so does the operating frequency of U1, reducing the output voltage. The series combination of R8 and R9 sets the minimum operating frequency for U1, at \sim 115 kHz. This value was set to be slightly lower than the frequency required for regulation a full load and minimum bulk capacitor voltage. Resistor R8 is bypassed by C3 to provide output soft start during start-up by initially allowing a higher current to flow into the FEEDBACK pin when the feedback loop is open. This causes the switching frequency to start high and then decrease until the output voltage reaches regulation. Resistor R9 is typically set at the same value as R10 so that the initial frequency at soft-start is equal to the maximum switching frequency as set by R10. If the value of R9 is less than this, it will cause a delay before switching occurs when the input voltage is applied.

Optocoupler U2 drives the U1 FEEDBACK pin through R20 which limits the maximum optocoupler current into the FEEDBACK pin. Capacitor C4 filters the FEEDBACK pin. Resistor R21 loads the optocoupler output to force it to run at a relatively high quiescent current, increasing its gain. Resistors R20 and R21 also improve large signal step response and burst mode output ripple. Diode D3 isolates R21 from the F_{MAX}/soft start network.

4.2 Output Rectification

The output of transformer T1 is rectified and filtered by D2 and C14, C15. These capacitors are X5R dielectric, carefully chosen for output ripple current rating. Standard Z5U capacitors will *not* work in this application. Output Rectifier D2 is a 60 V Schottky rectifier chosen for high efficiency, Intertwining the transformer secondary halves (see transformer construction details in section 8) reduces leakage inductance between the two secondary halves, reducing the worst-case PIV to 57 V, allowing use of a 60 V Schottky diode with consequent higher efficiency. Additional output filtering is provided by L1 and C16. Capacitor C16 also damps the LLC output impedance peak at \sim 30 kHz caused by the LLC "virtual" output series R-L and ceramic output capacitors C14 and C15. It also improves the response to fast, high amplitude load steps. Resistors R13 and R18, along with the U3 reference voltage, set the output voltage of the supply. Error amplifier U3 drives the feedback optocoupler U2 via R14. Components C17, C19 and R14, R16, R17, and R21 determine the gain-phase characteristics of the supply. These values were chosen to provide stable operation at nominal and extreme load/input voltage combinations. Resistor R15 allows the minimum required operating current to flow in U3 when no current flow occurs in the LED of optocoupler U2. Components C10 and R23 are a soft finish network used to eliminate output overshoot at turn-on. Resistor R23 provides an artificially high ESR for C23, so that the output impedance of the TL431 (U3) dominates the gain-phase response.

Want More?

Use your smartphone and free software from www.neoreader.com (or any other free QR Code Reader from your smartphone's App Store) and you will be connected to related content

Figure 6 – Printed Circuit Layout, Top Side.

Figure 7 – Printed Circuit Layout, Bottom Side.

6 Bill of Materials

13-Sep-11 RDR-239 150 W LLC Converter Using LCS702HG

7 Transformer Design Spreadsheet

8 Transformer Specification

8.1 Electrical Diagram

Figure 8-Transformer Electrical Diagram.

8.2 Electrical Specifications

8.3 Materials

8.4 Transformer Build Diagram

Figure 9 - Transformer Build Diagram.

8.5 Transformer Construction

8.6 Winding Illustrations

9 Output Inductor Specification

9.1 Electrical Diagram

Figure 10 – Inductor Electrical Diagram.

9.2 Electrical Specifications

9.3 Material List

Power Integrations

www.powerint.com

Tel: +1 408 414 9200 Fax: +1 408 414 9201

10 Heat Sink Assemblies

10.1 Diode Heat Sink

10.1.1 Diode Heat Sink Drawing

10.1.2 Diode Heat Sink Fabrication Assembly Drawing

10.2 HiperLCS Heat Sink

10.2.1 HiperLCS Heat Sink Drawing

10.2.2 HiperLCS Heat Sink Fabrication Assembly Drawing

10.2.3 HiperLCS and Heat Sink Assembly Drawing

11 Performance Data

11.1 Efficiency Curve ñ 100%, 50%, 20% and 10% Load

Figure 11 - Efficiency Data.

11.2 Load Regulation Curve ñ 100%, 50%, 20%, 10% and 0 Load

V_{IN} (V)	P_{IN} (W)	V_{OUT} (V)	I _{OUT} (A)	$\sf{f}_{\sf OP}$ (kHz)	P_{OUT} (W)	Efficiency (%)	Regulation (%)	V_{TON} (V)	$\mathsf{V}_{\mathsf{TOFF}}$ (V)
380	157.68	24.08	6.25	245.1	150.500	95.45	100.333	357	283
380	78.49	24.09	3.13	255.1	75.402	96.07	100.375		
380	32.1	24.09	1.25	257.1	30.113	93.81	100.375		
380	16.63	24.11	0.63	260.4	15.189	91.34	100.458		
380	0.42	24.13	0	BM	0.000	0.00	100.542		

11.3 Tabulated Data

12 Waveforms

12.1 Half-Bridge Voltage and Current, Normal Operation

Measured at 380 VDC input

12.2 Output Voltage Start-Up Profile

Figures 15 and 16 were taken using a passive resistor load.

Figure 16 − Full Load Start-up, Resistive Load. Upper: Primary Current, 2 A / div. Lower: Resonating Capacitor (C11) Voltage, 200 V, 5 μ s / div.

Figure 17 - No-Load Output Voltage at Start-up, 10 V, 2 ms / div.

12.3 Output Brown-Out

Figures 18 and 19 taken by switching off input voltage supply and triggering oscilloscope on rise of primary current.

Figure 19 − Output Brown-Out, Magnified View. Upper: Primary Current, 2 A / div. Lower: Resonating Capacitor Voltage, 200 V, 20 µs / div.

OFF
10:1

12.4 Output Overload

Figure 20 obtained by increasing output load up until primary overcurrent is triggered and supply goes into auto restart.

Figure 20 − Output Overload. Upper: Primary Current, 2 A / div. Lower: Resonating Capacitor Voltage, 200 V, 200 µs / div.

12.5 Output Diode Peak Reverse Voltage

The following waveforms were measured at full load and 380/420 VDC input.

Figure 21 – Output Diode Peak Reverse Voltage, 380 VDC Input, 20 V, 2 μ s / div.

Figure 22 – Output Diode Peak Reverse Voltage, 420 VDC Input, 20 V, 2 μ s / div.

12.6 Short-Circuit

For tests shown below, the supply output was shorted with a mercury displacement relay (no contact bounce and very low impedance) at 150 W load, 380 VDC input. The oscilloscope was set to trigger on current rise.

Figure 23 − Primary Waveforms During Output Short-Circuit. Upper: Primary Current, 2 A / div. Lower: Resonating Cap Voltage, 500 V, 10 μ s / div.

12.7 Load Step Response, 380 VDC Input

In the figures shown below, the oscilloscope was triggered using the load current step as a trigger source. In Figure 24, signal averaging mode was used to separate the power supply step response signal from the output ripple.

Figure 24 − Transient Response, 75%-100%-75% Load Step. Upper: I_{OUT} , 2 A / div. Lower: V_{OUT} , 50 mV, 500 µs / div.

Figure 29 − Load Step, 1%-100% Load, 380 V Input. Upper: I_{OUT} , 2 A / div. Lower: V_{OUT} , 100 mV, 2 ms / div.

Figure 28 − Load Step, 100%-20 mA Load, 380 V Input. Upper: I_{OUT} , 2 A / div. Lower: V_{OUT} , 100 mV, 2 ms / div.

Figure 30 − Load Step, 100%-1% Load, 380 V Input. Upper: I_{OUT} , 2 A / div. Lower: V_{OUT} , 100 mV, 5 ms / div.

Figure 33 − Load Step, 10%-100% Load, 380 V Input. Upper: I_{OUT} , 2 A / div. Lower: V_{OUT} , 100 mV, 2 ms / div.

Figure 32 − Load Step, 100%-5% Load, 380 V Input. Upper: I_{OUT} , 2 A / div. Lower: V_{OUT} , 100 mV, 2 ms / div.

Figure 35 − Load Step, 0-100% Load, 400 V Input. Upper: I_{OUT} , 2 A / div. Lower: V_{OUT} , 2 V, 2 ms / div.

Figure 37 − Load Step, 20 mA-100% Load, 400 V Input. Upper: I_{OUT} , 2 A / div.

Lower: V_{OUT} , 2 V, 5 ms / div.

Figure 36 − Load Step, 100%-0 Load, 400 V Input. Upper: I_{OUT} , 2 A / div. Lower: V_{OUT} , 500 mV, 20 ms / div.

Figure 38 − Load Step, 100%-20 mA Load, 400 V Input.

Upper: I_{OUT} , 2 A / div. Lower: V_{OUT} , 500 mV, 5 ms / div.

Figure 41 − Load Step, 5%-100% Load, 400 V Input. Upper: I_{OUT} , 2 A / div. Lower: V_{OUT} , 100 mV, 2 ms / div.

Figure 40 − Load Step, 100%-1% Load, 400 V Input. Upper: I_{OUT} , 2 A / div. Lower: V_{OUT} , 100 mV, 2 ms / div.

Figure 42 − Load Step, 100%-5% Load, 400 V Input. Upper: I_{OUT} , 2 A / div. Lower: V_{OUT} , 100 mV, 2 ms / div.

Figure 44 − Load Step, 100%-10% Load, 400 V Input. Upper: I_{OUT} , 2 A / div. Lower: V_{OUT} , 100 mV, 2 ms / div.

Power Integrations

www.powerint.com

Tel: +1 408 414 9200 Fax: +1 408 414 9201

OFF
100:1
0V
OFF

OFF
100:1
0.00V
0N
iv 1:1
0.0000V

 $\frac{0}{10}$
10:1

12.9 Output Ripple Measurements

12.9.1 Ripple Measurement Technique

For DC output ripple measurements, a modified oscilloscope test probe must be utilized in order to reduce spurious signals due to noise pickup. Details of the probe modification are provided in the figures below.

The 4987BA probe adapter is affixed with two capacitors tied in parallel across the probe tip. The capacitors include one (1) 0.1 μ F/50 V ceramic type and one (1) 1.0 μ F/50 V aluminum electrolytic. The aluminum electrolytic type capacitor is polarized, so proper polarity across DC outputs must be maintained (see below).

Figure 45 − Oscilloscope Probe Prepared for Ripple Measurement. (End Cap and Ground Lead Removed)

Figure 46 − Oscilloscope Probe with Probe Master (**www.probemaster.com**) 4987A BNC Adapter. (Modified with Wires for Ripple Measurement, and Two Parallel Decoupling Capacitors added)

12.9.2 Output Ripple Measurement Results
 $\frac{2011/05/04}{201/05/48}$

Figure 47 − Ripple, 380 VDC Input, 100% Load. Upper: Output Ripple Voltage, 20 mV / div, $2 \mu s$ / div.

Figure 48 − Ripple, 400 VDC Input, No Load. Upper: Output Ripple Voltage, 50 mV / div. $500 \mu s$ / div. Power Supply is in Burst Mode.

13 Temperature Measurements

13.1 Conditions: 380 VDC, Full Load, 1 Hour Soak

Figure 49 – Visible Light Transformer Front View. Figure 50 – Full Load Transformer Thermal Front View, Room Temperature.

Figure 51 – Visible Light Transformer Side View. Figure 52 – Full load Transformer Thermal Side View, Room Temperature.

Figure 53 – Visible Light Transformer Back View. Figure 54 – Full Load Transformer Thermal Back View, Room Temperature.

Figure 55 - Visible Light Output Rectifier Front View.

Figure 56 - Full Load Output Rectifier Thermal View, Room Temperature.

Figure 57 – Visible Light HiperLCS Front View. Figure 58 – Full Load HiperLCS Thermal View,

Room Temperature.

14 Gain-Phase Plot

Figure 59 - Gain-Phase, 0.06 V Excitation. Gain Crossover 12.9 kHz, Phase Margin 57 Degrees.

15 Revision History

For the latest updates, visit our website: www.powerint.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

PATENT INFORMATION

The products and applications illustrated herein (including transformer construction and circuitsí external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.powerint.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.powerint.com/ip.htm.

The PI Logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, CAPZero, SENZero, LinkZero, HiperPFS, HiperTFS, HiperLCS, Qspeed, EcoSmart, Clampless, E-Shield, Filterfuse, StackFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©Copyright 2011 Power Integrations, Inc.

Power Integrations Worldwide Sales Support Locations

WORLD HEADQUARTERS

5245 Hellyer Avenue San Jose, CA 95138, USA. Main: +1-408-414-9200 Customer Service: Phone: +1-408-414-9665 Fax: +1-408-414-9765 *e-mail: usasales@powerint.com*

CHINA (SHANGHAI)

Rm 1601/1610, Tower 1 Kerry Everbright City No. 218 Tianmu Road West Shanghai, P.R.C. 200070 Phone: +86-021-6354-6323 Fax: +86-021-6354-6325 *e-mail: chinasales@powerint.com*

CHINA (SHENZHEN)

Rm A, B & C 4^{th} Floor, Block C, Electronics Science and Technology Building 2070 Shennan Zhong Road Shenzhen, Guangdong, P.R.C. 518031 Phone: +86-755-8379-3243 Fax: +86-755-8379-5828 *e-mail: chinasales@powerint.com*

GERMANY

Rueckertstrasse 3 D-80336, Munich **Germany** Phone: +49-89-5527-3911 Fax: +49-89-5527-3920 *e-mail: eurosales@powerint.com*

INDIA

#1, 14th Main Road Vasanthanagar Bangalore-560052 India Phone: +91-80-4113-8020 Fax: +91-80-4113-8023 *e-mail: indiasales@powerint.com*

ITALY

Via De Amicis 2 20091 Bresso MI Italy Phone: +39-028-928-6000 Fax: +39-028-928-6009 *e-mail: eurosales@powerint.com*

JAPAN

Kosei Dai-3 Building 2-12-11, Shin-Yokohama, Kohoku-ku, Yokohama-shi, Kanagawa 222-0033 Japan Phone: +81-45-471-1021 Fax: +81-45-471-3717 *e-mail: japansales@powerint.com*

KOREA

RM 602, 6FL Korea City Air Terminal B/D, 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728 Korea Phone: +82-2-2016-6610 Fax: +82-2-2016-6630 *e-mail: koreasales@powerint.com*

SINGAPORE

51 Newton Road, #19-01/05 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160 Fax: +65-6358-2015 *e-mail: singaporesales@powerint.com*

TAIWAN

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu District Taipei 114, Taiwan R.O.C. Phone: +886-2-2659-4570 Fax: +886-2-2659-4550 *e-mail: taiwansales@powerint.com*

EUROPE HQ

1st Floor, St. James's House East Street, Farnham Surrey GU9 7TJ United Kingdom Phone: +44 (0) 1252-730-141 Fax: +44 (0) 1252-727-689 *e-mail: eurosales@powerint.com*

APPLICATIONS HOTLINE

World Wide +1-408-414-9660

APPLICATIONS FAX World Wide +1-408-414-9760

