

High Temperature, 16-Bit, 600 kSPS PulSAR ADC

Data Sheet **[AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf)**

FEATURES

Extreme high temperature operation Specified temperature range −55°C to +210°C (10-lead FLATPACK) −55°C to +175°C (10-lead MSOP) High performance Pseudo differential analog input range 0 V to VREF with VREF between 2.4 V and 5.1 V Throughput: 600 kSPS Zero latency architecture 16-bit resolution with no missing codes INL: ±2.5 LSB maximum, DNL: ±0.9 LSB maximum Dynamic range: 92 dB, VREF = 5 V SNR: 91 dB at fIN = 1 kHz, VREF = 5 V THD: −102 dB at fIN = 1 kHz, VREF = 5 V SINAD: 90.5 dB at fIN = 1 kHz, VREF = 5 V Low power dissipation Single-supply 2.5 V operation with 1.8 V to 5 V logic interface 2.25 mW typical at 600 kSPS (VDD only) 4.65 mW typical at 600 kSPS (total) 75 µW typical at 10 kSPS Proprietary serial interface SPI-/QSPI-/MICROWIRE-/DSP-compatible Daisy-chain multiple ADCs and busy indicator Small footprint 10-lead, 3 mm × 3 mm, monometallic wire bonding MSOP 10-lead, 0.255 inches × 0.255 inches, monometallic wire bonding FLATPACK

APPLICATIONS

Oil and gas exploration Avionics Heavy industrial High temperature environments Scientific instrumentation

GENERAL DESCRIPTION

The [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf)¹ is a 16-bit, successive approximation, PulSAR[®] analog-to-digital converter (ADC) designed for high temperature operation. Th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) is capable of sample rates of up to 600 kSPS while maintaining low power consumption from a single power supply, VDD. It is a fast throughput, high accuracy, high temperature, successive approximation register (SAR) ADC, packaged in a small form factor with a versatile serial port interface (SPI).

On the CNV rising edge, th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) samples an analog input, IN+, between 0 V and REF with respect to a ground sense, IN−. The reference voltage, REF, is applied externally and can be set independent of the supply voltage, VDD. The device power scales linearly with throughput.

The SPI-compatible serial interface also features the ability, using the SDI input, to daisy-chain several ADCs on a single, 3-wire bus and provides an optional busy indicator. It is compatible with 1.8 V, 2.5 V, 3 V, or 5 V logic, using the separate supply, VIO.

For space constrained applications, th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) is available in a 10-lead mini small outline package (MSOP) with operation specified from −55°C to +175°C and 10-lead ceramic flat package (FLATPACK) with operation specified from −55°C to +210°C. These packages are designed for robustness at extreme temperatures, including monometallic wire bonding, and are qualified for up to 1000 hours of operation at the maximum temperature rating.

Th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) is a member of a growing series of high temperature qualified products offered by Analog Devices, Inc. For a complete selection of available high temperature products, see the high temperature product list and qualification data available at [www.analog.com/hightemp.](http://www.analog.com/hightemp?doc=AD7981.pdf)

¹ Protected by U.S. Patent 6,703,961.

Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD7981.pdf&product=AD7981&rev=C)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. ©2014-2020 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com**

TABLE OF CONTENTS

REVISION HISTORY

7/2017—Rev. A to Rev. B

10/2016—Rev. 0 to Rev. A

10/2014—Revision 0: Initial Version

SPECIFICATIONS

VDD = 2.5 V, VIO = 1.71 V to 5.5 V, V_{REF} = 5 V, T_A = T_{MIN} to T_{MAX} , unless otherwise noted.

Table 1.

¹ LSB means least significant bit. With the 5 V input range, 1 LSB is 76.3 μV.

² MSOP operation is specified from −55°C to +175°C and FLATPACK operation specified is specified from −55°C to +210°C.

³ See th[e Terminology](#page-13-0) section. These specifications include full temperature range variation, but not the error contribution from the external reference.

⁴ All ac accuracy specifications (in dB) are referred to an input full-scale range (FSR). Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.

⁵ The oversampled dynamic range is the ratio of the peak signal power to the noise power (for a small input) measured in the ADC output fast Fourier transform (FFT)

from dc up to fs/(2 \times OSR), where fs is the ADC sample rate and OSR is the oversampling ratio.

VDD = 2.5 V, VIO = 1.71 V to 5.5 V, V_{REF} = 5 V, T_{A} = T_{MIN} to T_{MAX} , unless otherwise noted.

Table 2.

¹ With all digital inputs forced to VIO or GND as required.

² During the acquisition phase.
³ Qualified for up to 1000 hours of operation at the maximum temperature rating.

TIMING SPECIFICATIONS

VDD = 2.375 V to 2.625 V, VIO = 1.71 V to 5.5 V, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise stated. Se[e Figure 2 f](#page-5-3)or load conditions.

¹ Timing parameters measured with respect to a falling edge are defined as triggered at x% VIO. Timing parameters measured with respect to a rising edge are defined as triggered at y% VIO. For VIO ≤ 3 V, x = 90 and y = 10. For VIO > 3 V, x = 70 and y = 30. The minimum V $_{\rm H}$ and maximum V $_{\rm ll}$ are used. See the Digital Inputs parameter i[n Table 2.](#page-3-0)

Figure 2. Load Circuit for Digital Interface Timing

ABSOLUTE MAXIMUM RATINGS

Table 4.

¹ See th[e Analog Input](#page-16-0) section. A transient with a very short duration of 10 ms applied on the analog inputs, IN+ and IN−, during latch-up testing shows that these diodes can then handle a forward-biased current of 130 mA maximum.

² The maximum junction temperature consists of the maximum specified ambient temperature plus self heating rise under normal operating conditions.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

15B**THERMAL RESISTANCE**

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. θ_{JC} is the junction to case thermal resistance.

Table 5. Thermal Resistance

¹ Test Condition 1: thermal impedance simulated values are based on the use of a 2S2P JEDEC PCB. See th[e Ordering Guide.](#page-26-1)

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 3. 10-Lead MSOP Pin Configuration

Figure 4. 10-Lead FLATPACK Pin Configuration

Table 6. Pin Function Descriptions

¹AI is the analog input, P is the power, DI is the digital input, and DO is the digital output.

TYPICAL PERFORMANCE CHARACTERISTICS

VDD = 2.5 V, V_{REF} = 5.0 V, VIO = 3.3 V, T_A = 25°C, unless otherwise noted.

Figure 5. Integral Nonlinearity (INL) vs. Code and Temperature, $V_{REF} = 5.0 V$, MSOP

Figure 6. Integral Nonlinearity (INL) vs. Code and Temperature, $V_{REF} = 2.5 V$, **MSOP**

Figure 7. Differential Nonlinearity (DNL) vs. Code and Temperature, $V_{REF} = 5.0 V, MSOP$

Figure 8. Integral Nonlinearity (INL) vs. Code and Temperature, VREF = 5.0 V, FLATPACK

Figure 9. Integral Nonlinearity (INL) vs. Code and Temperature, $V_{REF} = 2.5 V$, FLATPACK

Figure 10. Differential Nonlinearity (DNL) vs. Code and Temperature, $V_{REF} = 5.0 \text{ V}$, FLATPACK

Figure 12. Histogram of a DC Input at the Code Transition, $V_{REF} = 5.0 V$

Figure 13. Histogram of a DC Input at the Code Center, $V_{REF} = 5.0 V$

Figure 14. Differential Nonlinearity (DNL) vs. Code and Temperature, V_{REF} = 2.5 V, FLATPACK

Data Sheet **AD7981**

Figure 19. THD and SFDR vs. Reference Voltage (VREF), MSOP

Data Sheet **AD7981**

–109 –108 –107 –106 –105 –104 –103 –102 -101 -60 **–60 –10 40 90 140 190 THD (dB) TEMPERATURE (°C) THD AT VREF = 5V THD AT VREF = 2.5V** 12479-122

TERMINOLOGY

Integral Nonlinearity (INL)

INL refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line (se[e Figure 37\)](#page-15-1).

Differential Nonlinearity (DNL)

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Zero Error

The first transition occurs at a level ½ LSB above analog ground (38.1 μ V for the 0 V to 5 V range). The offset error is the deviation of the actual transition from that point.

Gain Error

The last transition (from 111 … 10 to 111 … 11) occurs for an analog voltage 1½ LSB below the nominal full scale (4.999886 V for the 0 V to 5 V range). The gain error is the deviation of the actual level of the last transition from the ideal level after the offset is adjusted out.

Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD by the following formula and is expressed in bits:

 $ENOB = (SIMAD_{dB} - 1.76)/6.02$

Noise Free Code Resolution

Noise free code resolution is the number of bits beyond which it is impossible to distinctly resolve individual codes. It is calculated as follows and is expressed in bits:

Noise Free Code Resolution = $log_2(2^N/Peak-to-Peak Noise)$

Effective Resolution

Effective resolution is calculated as follows and is expressed in bits:

Effective Resolution = $log_2(2^N/RMS \text{ Input Noise})$

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in dB.

Dynamic Range

Dynamic range is the ratio of the rms value of the full scale to the total rms noise measured with the inputs shorted together. It is measured with a signal at −60 dBFS to include all noise sources and DNL artifacts. The value for dynamic range is expressed in dB.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in dB.

Signal-to-Noise-and-Distortion (SINAD) Ratio

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in dB.

Aperture Delay

Aperture delay is the measure of the acquisition performance. It is the time between the rising edge of the CNV input and when the input signal is held for a conversion.

Transient Response

Transient response is the time required for the ADC to accurately acquire its input after a full-scale step function is applied.

CIRCUIT INFORMATION

The [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) is a fast, low power, single-supply, precise 16-bit ADC that uses a successive approximation architecture.

The [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) is capable of converting 600,000 samples per second (600 kSPS) and powers down between conversions. When operating at 10 kSPS, for example, it consumes 75 µW typically, ideal for battery-powered applications.

The [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) provides the user with on-chip track-and-hold and does not exhibit any pipeline delay or latency, making it ideal for multiple multiplexed channel applications.

The [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) can be interfaced to any 1.8 V to 5 V digital logic family. It is housed in a 10-lead MSOP and 10-lead FLATPACK. These packages, which combine space savings and allow flexible configurations, are designed for robustness at extreme temperatures.

18B**CONVERTER OPERATION**

The [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) is a successive approximation ADC based on a charge redistribution digital-to-analog converter (DAC). [Figure](#page-14-3) 36 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary weighted capacitors, which are connected to the two comparator inputs.

During the acquisition phase, terminals of the array tied to the input of the comparator are connected to GND via the SW+ and SW− switches. All independent switches are connected to the analog inputs. Therefore, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the IN+ and IN− inputs. When the acquisition phase is complete and the CNV input goes high, a conversion phase is initiated. When the conversion phase begins, SW+ and SW− are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the inputs, IN+ and IN−, captured at the end of the acquisition phase, is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and REF, the comparator input varies by binary weighted voltage steps (VREF/2, VREF/4 ... VREF/65,536). The control logic toggles these switches, starting with the MSB, to bring the comparator back into a balanced condition. After the completion of this process, the device returns to the acquisition phase, and the control logic generates the ADC output code and a busy signal indicator.

Because th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) has an on-board conversion clock, the serial clock, SCK, is not required for the conversion process.

3B**Transfer Functions**

The ideal transfer characteristic for the [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) is shown in [Figure 37](#page-15-1) an[d Table 6.](#page-15-2)

Figure 36. ADC Ideal Transfer Function

Table 7. Output Codes and Ideal Input Voltages

¹ This is also the code for an overranged analog input (V_{IN+} − V_{IN−} above V_{REF} − V_{GND}). ² This is also the code for an underranged analog input ($V_{IN+} - V_{IN-}$ below V_{GND}).

TYPICAL CONNECTION DIAGRAM

[Figure 38](#page-15-3) shows an example of the recommended connection diagram for th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) when multiple supplies are available.

4SUGGESTED FILTER CONFIGURATION. SEE THE ANALOG INPUT SECTION. 5SEE THE DIGITAL INTERFACE SECTION FOR THE MOST CONVENIENT INTERFACE MODE. 12479-013

Figure 37. Typical Application Diagram with Multiple Supplies

ANALOG INPUT

[Figure 39](#page-16-2) shows an equivalent circuit of the input structure of the [AD7981.](http://www.analog.com/AD7981?doc=AD7981.pdf)

The two diodes, D1 and D2, provide ESD protection for the analog inputs, IN+ and IN−. Ensure that the analog input signal never exceeds the supply rails by more than 0.3 V, because this causes these diodes to become forward-biased and to start conducting current. A transient with a very short duration of 10 ms applied on the analog inputs, IN+ and IN−, during latch-up testing shows that these diodes can then handle a forward-biased current of 130 mA maximum. For instance, these conditions may eventually occur when the supplies of the input buffer (U1) are different from VDD. In such a case (for example, an input buffer with a short circuit), use the current limitation to protect the device.

Figure 38. Equivalent Analog Input Circuit

The analog input structure allows the sampling of the true differential signal between IN+ and IN−. By using these differential inputs, signals common to both inputs are rejected.

During the acquisition phase, model the impedance of the analog inputs (IN+ and IN−) as a parallel combination of the capacitor, C_{PIN}, and the network formed by the series connection of R_{IN} and C_{IN} . C_{PIN} is primarily the pin capacitance. R_{IN} is typically 400 Ω and is a lumped component composed of some serial resistors and the on resistance of the switches. C_{IN} is typically 30 pF and is mainly the ADC sampling capacitor. During the conversion phase, where the switches are opened, the input impedance is limited to C_{PN} . R_N and C_N combine to make a onepole, low-pass filter that reduces undesirable aliasing effects and limits the noise.

When the source impedance of the driving circuit is low, drive the [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) directly. Large source impedances significantly affect the ac performance, especially THD. The dc performances are less sensitive to the input impedance. The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades as a function of the source impedance and the maximum input frequency.

DRIVER AMPLIFIER CHOICE

Although th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) is easy to drive, the driver amplifier must meet the following requirements:

• Keep the noise generated by the driver amplifier as low as possible to preserve the SNR and transition noise performance of th[e AD7981.](http://www.analog.com/AD7981?doc=AD7981.pdf) The noise coming from the driver is filtered by the one-pole, low-pass filter of the [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) analog input circuit made by R_{IN} and C_{IN} , or by the external filter, if one is used. Because the typical noise of the [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) is $47.3 \mu V$ rms, the SNR degradation due to the amplifier is

$$
SNR_{LOSS} = 20 \log \left(\frac{47.3}{\sqrt{47.3^2 + \frac{\pi}{2} f_{-3dB} (Ne_N)^2}} \right)
$$

where:

 f_{-3dB} is the input bandwidth in MHz of the [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) (10 MHz) or the cutoff frequency of the input filter, if one is used.

N is the noise gain of the amplifier (for example, 1 in buffer configuration).

 e_N is the equivalent input noise voltage of the op amp, in nV/√Hz.

- For ac applications, the driver must have THD performance commensurate with th[e AD7981.](http://www.analog.com/AD7981?doc=AD7981.pdf)
- For multichannel multiplexed applications, the driver amplifier and th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) analog input circuit must settle for a full-scale step onto the capacitor array at a 16-bit level (0.0015%, 15 ppm). In an amplifier data sheet, settling times at 0.1% to 0.01% are more commonly specified, and may differ significantly from the settling time at a 16-bit level and, therefore, must be verified prior to driver selection.

The [AD8634](http://www.analog.com/AD8634?doc=AD7981.pdf) is a rail-to-rail output, precision, low power, high temperature qualified, dual amplifier recommended for driving the input of the [AD7981.](http://www.analog.com/AD7981?doc=AD7981.pdf)

VOLTAGE REFERENCE INPUT

The [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) voltage reference input, REF, has a dynamic input impedance and must therefore be driven by a low impedance source with efficient decoupling between the REF and GND pins, as explained in th[e Printed Circuit Board \(PCB\) Layout](#page-25-0) section.

When REF is driven by a very low impedance source, a ceramic chip capacitor is appropriate for optimum performance. The high temperature qualified low temperature drif[t ADR225](http://www.analog.com/ADR225?doc=AD7981.pdf) 2.5 V reference and the low power [AD8634](http://www.analog.com/AD8634?doc=AD7981.pdf) reference buffer are recommended for the [AD7981.](http://www.analog.com/AD7981?doc=AD7981.pdf)

The REF pin must be decoupled with a ceramic chip capacitor of at least 10 µF (X5R, 1206 size) for optimum performance.

There is no need for an additional lower value ceramic decoupling capacitor (for example, 100 nF) between the REF and GND pins.

POWER SUPPLY

Th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) uses two power supply pins: a core supply, VDD, and a digital input/output interface supply, VIO. VIO allows direct interfacing with any logic between 1.8 V and 5 V. To reduce the number of supplies needed, tie VIO and VDD together. When VIO is greater than or equal to VDD, th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) is insensitive to power supply sequencing. In normal operation, if the magnitude of VIO is less than the magnitude of VDD, VIO must be applied before VDD. Additionally, it is insensitive to power supply variations over a wide frequency range, as shown i[n Figure 40.](#page-17-3)

The [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) powers down automatically at the end of each conversion phase and, therefore, the power scales linearly with the sampling rate, which makes the device ideal for low sampling rate (even of a few Hz) and low battery-powered applications.

Figure 40. Operating Currents vs. Throughput Rate

DIGITAL INTERFACE

Although th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) has a reduced number of pins, it offers flexibility in its serial interface modes.

The [AD7981,](http://www.analog.com/AD7981?doc=AD7981.pdf) when in CS mode, is compatible with SPI, QSPI[™], MICROWIRE™, and digital hosts. The [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) interface can use either a 3-wire or 4-wire interface. A 3-wire interface using the CNV, SCK, and SDO signals minimizes wiring connections and is useful, for instance, in isolated applications. A 4-wire interface using the SDI, CNV, SCK, and SDO signals allows CNV, which initiates the conversions, to be independent of the readback timing (SDI). The 4-wire interface is useful in low jitter sampling or simultaneous sampling applications.

Th[e AD7981,](http://www.analog.com/AD7981?doc=AD7981.pdf) when in chain mode, provides a daisy-chain feature using the SDI input for cascading multiple ADCs on a single data line, similar to a shift register.

The mode in which the device operates depends on the SDI level when the CNV rising edge occurs. \overline{CS} mode is selected if SDI is high, and chain mode is selected if SDI is low. The SDI hold time is such that, when SDI and CNV are connected together, chain mode is selected.

In either mode, the [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) offers the flexibility to optionally force a start bit in front of the data bits. This start bit can be used as a busy signal indicator to interrupt the digital host and to trigger the data reading. Otherwise, without a busy indicator, the user must time out the maximum conversion time prior to readback.

The busy indicator feature is enabled in the following modes:

- In $\overline{\text{CS}}$ mode if CNV or SDI is low when the ADC conversion ends (see [Figure 45](#page-19-1) an[d Figure 49,](#page-21-1) respectively).
- In chain mode if SCK is high during the CNV rising edge (see [Figure 53\)](#page-23-1).

A**CS**^E ^A **MODE, 3-WIRE WITHOUT A BUSY INDICATOR**

The 3-wire \overline{CS} mode without a busy indicator is typically used when a singl[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) is connected to an SPI-compatible digital host. The connection diagram is shown in [Figure 42,](#page-18-1) and the corresponding timing is given i[n Figure 43.](#page-18-2)

With SDI tied to VIO, a rising edge on CNV initiates a conversion, selects the CS mode, and forces SDO to high impedance. When a conversion is initiated, it continues until completion, irrespective of the state of CNV, which can be useful, for instance, for bringing CNV low to select other SPI devices, such as analog multiplexers. However, CNV must return high before the minimum conversion

time elapses and then held high for the maximum conversion time to avoid the generation of the busy signal indicator. When the conversion is complete, the [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) enters the acquisition phase and powers down.

When CNV goes low, the MSB is output onto SDO. The remaining data bits are then clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate, provided that it has an acceptable hold time. After the 16th SCK falling edge or when CNV goes high, whichever is earlier, SDO returns to high impedance.

Figure 41. 3-Wire \overline{CS} Mode Without Busy Indicator Connection Diagram (SDI High)

Figure 42. 3-Wire \overline{CS} Mode Without Busy Indicator Serial Interface Timing (SDI High)

A**CS**^E ^A **MODE, 3-WIRE WITH A BUSY INDICATOR**

The 3-wire \overline{CS} mode with a busy indicator is typically used when a singl[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) is connected to an SPI-compatible digital host having an interrupt input. The connection diagram is shown i[n Figure 44,](#page-19-2) and the corresponding timing is given in [Figure 45.](#page-19-1)

With SDI tied to VIO, a rising edge on CNV initiates a conversion, selects CS mode, and forces SDO to high impedance. SDO is maintained in high impedance until the completion of the conversion, irrespective of the state of CNV. Prior to the minimum conversion time, CNV can be used to select other SPI devices, such as analog multiplexers, but CNV must be returned low before the minimum conversion time elapses and then held low for the maximum conversion time to guarantee the generation of the busy signal indicator.

When the conversion is complete, SDO goes from high impedance to low. With a pull-up resistor on the SDO line, use this transition as an interrupt signal to initiate the data reading controlled by the digital host. The [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) then enters the acquisition phase and powers down. The data bits are clocked out, MSB first, by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge captures the data, a digital host using the SCK falling edge allows a faster reading rate, provided it has an acceptable hold time. After the optional 17th SCK falling edge or when CNV goes high, whichever is earlier, SDO returns to high impedance.

If multipl[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) devices are selected at the same time, the SDO output pin handles this contention without damage or induced latch-up. Keep this contention as short as possible to limit extra power dissipation.

Figure 43. 3-Wire $\overline{\text{CS}}$ Mode with Busy Indicator Connection Diagram (SDI High)

Figure 44. 3-Wire $\overline{\text{CS}}$ Mode with Busy Indicator Serial Interface Timing (SDI High)

A**CS**^E ^A **MODE, 4-WIRE WITHOUT A BUSY INDICATOR**

The 4-wire \overline{CS} mode without a busy indicator is typically used when multipl[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) devices are connected to an SPIcompatible digital host. A connection diagram example using two [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) devices is shown i[n Figure 46,](#page-20-1) and the corresponding timing is given i[n Figure 47.](#page-20-2)

With SDI high, a rising edge on CNV initiates a conversion, selects CS mode, and forces SDO to high impedance. In this mode, CNV must be held high during the conversion phase and the subsequent data readback (if SDI and CNV are low, SDO is driven low). Prior to the minimum conversion time, SDI can be used to select other SPI devices, such as analog multiplexers, but SDI must be returned high before the

minimum conversion time elapses and then held high for the maximum conversion time to avoid the generation of the busy signal indicator.

When the conversion is complete, the [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) enters the acquisition phase and powers down. Each ADC result can be read by bringing its SDI input low, which consequently outputs the MSB onto SDO. The remaining data bits are then clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge captures the data, a digital host using the SCK falling edge allows a faster reading rate, provided it has an acceptable hold time. After the 16th SCK falling edge or when SDI goes high, whichever is earlier, SDO returns to high impedance, and anothe[r AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) can be read.

Figure 45. 4-Wire \overline{CS} Mode Without Busy Indicator Connection Diagram

Figure 46. 4-Wire \overline{CS} Mode Without Busy Indicator Serial Interface Timing

A**CS**^E ^A **MODE, 4-WIRE WITH A BUSY INDICATOR**

The 4-wire \overline{CS} mode with a busy indicator is typically used when a singl[e AD7981 i](http://www.analog.com/AD7981?doc=AD7981.pdf)s connected to an SPI-compatible digital host that has an interrupt input, and it is desired to keep CNV, which is used to sample the analog input, independent of the signal used to select the data reading. This requirement is particularly important in applications where low jitter on CNV is desired.

The connection diagram is shown i[n Figure 48,](#page-21-2) and the corresponding timing is given i[n Figure 49.](#page-21-1)

With SDI high, a rising edge on CNV initiates a conversion, selects CS mode, and forces SDO to high impedance. In this mode, CNV must be held high during the conversion phase and the subsequent data readback (if SDI and CNV are low, SDO is driven low). Prior to the minimum conversion time, SDI can be used to select

other SPI devices, such as analog multiplexers, but SDI must be returned low before the minimum conversion time elapses and then held low for the maximum conversion time to guarantee the generation of the busy signal indicator. When the conversion is complete, SDO goes from high impedance to low.

With a pull-up resistor on the SDO line, use this transition as an interrupt signal to initiate the data readback controlled by the digital host. The [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) then enters the acquisition phase and powers down. The data bits are clocked out, MSB first, by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge captures the data, a digital host using the SCK falling edge allows a faster reading rate provided it has an acceptable hold time. After the optional 17th SCK falling edge or SDI going high, whichever is earlier, the SDO returns to high impedance.

Figure 47. 4-Wire \overline{CS} Mode with Busy Indicator Connection Diagram

Figure 48. 4-Wire $\overline{\text{CS}}$ Mode with Busy Indicator Serial Interface Timing

29B**CHAIN MODE WITHOUT A BUSY INDICATOR**

Use chain mode without a busy indicator to daisy-chain multiple [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) devices on a 3-wire serial interface. This feature is useful for reducing component count and wiring connections, for example, in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register.

A connection diagram example using two [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) devices is shown in [Figure 50,](#page-22-1) and the corresponding timing is given in [Figure 51.](#page-22-2)

When SDI and CNV are low, SDO is driven low. With SCK low, a rising edge on CNV initiates a conversion, selects chain mode, and disables the busy indicator. In this mode, CNV is

held high during the conversion phase and the subsequent data readback. When the conversion is complete, the MSB is output onto SDO, and th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) enters the acquisition phase and powers down. The remaining data bits stored in the internal shift register are clocked by subsequent SCK falling edges. For each ADC, SDI feeds the input of the internal shift register and is clocked by the SCK falling edge. Each ADC in the chain outputs its data MSB first, and $16 \times N$ clocks are required to read back the N ADCs. The data is valid on both SCK edges. Although the rising edge captures the data, a digital host using the SCK falling edge allows a faster reading rate and, consequently, more [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) devices in the chain, provided the digital host has an acceptable hold time. The total readback time allows a reduction in the maximum conversation rate.

Figure 49. Chain Mode Without Busy Indicator Connection Diagram

Figure 50. Chain Mode Without Busy Indicator Serial Interface Timing

30B**CHAIN MODE WITH A BUSY INDICATOR**

Chain mode with a busy indicator can also be used to daisy-chain multipl[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) devices on a 3-wire serial interface while providing a busy indicator. This feature is useful for reducing component count and wiring connections, for example, in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register.

A connection diagram example using three [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) devices is shown in [Figure 52,](#page-23-2) and the corresponding timing is given in [Figure 53.](#page-23-1)

When SDI and CNV are low, SDO is driven low. With SCK high, a rising edge on CNV initiates a conversion, selects chain mode, and enables the busy indicator feature. In this mode, CNV is held high during the conversion phase and the subsequent data readback. When all ADCs in the chain have completed their conversions, the SDO pin of the ADC closest to the digital host (see th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) ADC labeled C in [Figure 52\)](#page-23-2) is driven high. This transition on SDO can be used as a busy indicator to trigger the data readback controlled by the digital host. The [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) then enters the acquisition phase and powers down. The data bits stored in the internal shift register are clocked out, MSB first, by subsequent SCK falling edges. For each ADC, SDI feeds the input of the internal shift register and is clocked by the SCK falling edge. Each ADC in the chain outputs its data MSB first, and $16 \times N + 1$ clocks are required to read back the N ADCs. Although the rising edge captures the data, a digital host using the SCK falling edge allows a faster reading rate and, consequently, more [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) devices in the chain, provided the digital host has an acceptable hold time.

Figure 51. Chain Mode with Busy Indicator Connection Diagram

APPLICATIONS INFORMATION

A growing number of industries demand low power electronics that can operate reliably at temperatures of 175°C and higher. The [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) enables precision analog signal processing from the sensor to the processor at high temperatures for these types of applications.

[Figure 54](#page-24-1) shows the simplified signal chain of the data acquisition instrument.

In downhole drilling, avionics, and other extreme temperature environment applications, signals from various sensors are sampled to collect information about the surrounding geologic formations. These sensors take the form of electrodes, coils, piezoelectric, or other transducers. Accelerometers and gyroscopes provide information about the inclination, vibration, and rotation rate. Some of these sensors are very low bandwidth,

whereas others have information in the audio frequency range and higher. Th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) is ideal for sampling data from sensors with varying bandwidth requirements while maintaining power efficiency and accuracy. The small footprint of the [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) makes it easy to include multiple channels even in space constrained layouts, such as the very narrow board widths prevalent in downhole tools. In addition, the flexible digital interface allows simultaneous sampling in more demanding applications, while also allowing simple daisychained readback for low pin count systems.

For a complete selection of available high temperature products, see the high temperature product list and qualification data available a[t www.analog.com/hightemp.](http://www.analog.com/hightemp?doc=AD7981.pdf)

Figure 53. Simplified Data Acquisition System Signal Chain

PCB LAYOUT

Design the PCB that houses the [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) so that the analog and digital sections are separated and confined to certain areas of the board. The pinout of th[e AD7981,](http://www.analog.com/AD7981?doc=AD7981.pdf) with all of its analog signals on the left side and all of its digital signals on the right side, eases this task.

Avoid running digital lines under the device because these couple noise onto the die, unless a ground plane under the [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) is used as a shield. Fast switching signals, such as CNV or clocks, must never run near analog signal paths. Avoid crossover of digital and analog signals.

Use at least one ground plane. The ground plane can be common or split between the digital and analog section. If the ground plane is split, join the planes underneath the [AD7981.](http://www.analog.com/AD7981?doc=AD7981.pdf)

The [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) voltage reference input, REF, has a dynamic input impedance and must be decoupled with minimal parasitic inductances. The reference decoupling ceramic capacitor must be placed close to, ideally right up against, the REF and GND pins and connecting them with wide, low impedance traces.

Decouple th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) power supplies, VDD and VIO, with ceramic capacitors, typically 100 nF, placed close to the [AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) and connected using short and wide traces to provide low impedance paths and to reduce the effect of glitches on the power supply lines.

An example of a layout following these rules is shown in [Figure](#page-25-1) 55 an[d Figure 56.](#page-25-2)

Figure 54. Example PCB Layout of th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) (Top Layer)

Figure 55. Example PCB Layout of th[e AD7981](http://www.analog.com/AD7981?doc=AD7981.pdf) (Bottom Layer)

12479-027

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

©2014–2020 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D12479-7/20(C)

Rev. C | Page 27 of 27