

NETWORKING SYSTEM CLOCK

ICS650-14


Description

The ICS650-14 is a low-cost, low-jitter, high-performance clock synthesizer customized for networking systems applications. Using analog/digital Phase-Locked Loop (PLL) techniques, the device accepts a 25 MHz clock or fundamental mode crystal input to produce multiple output clocks of one fixed 25 MHz, a four (plus one) frequency selectable bank, and two frequency selectable clocks. All output clocks are frequency locked together. All of the ICS650-14 outputs have zero ppm synthesis error.

Features

- Packaged in 20-pin (150 mil) SSOP (QSOP)
- 25 MHz fundamental crystal clock or clock input
- One fixed output clock of 25 MHz
- One bank of four frequency selectable output clocks
- Three frequency selectable clocks outputs
- Zero ppm synthesis error in all clocks
- · Ideal for networking systems
- Full CMOS output swing
- Advanced, low-power sub-micron CMOS process
- Operating voltage of 3.3 V or 5 V
- Industrial temperature range available
- Pb-free, RoHS compliant package

Block Diagram



Pin Assignment




Table 2

SELB1	SELB0	CLKB
0	0	30
0	M	27
0	1	48
1	0	83.33
1	M	19.44
1	1	80

Table 1

SELA1	SELA0	CLKA1:4	CLKA5
0	0	33.33	66.66
0	М	50	75
0	1	66.67	133.33
М	0	100	33.33
М	М	33.33	83.33
М	1	50	125
1	0	33.33	100
1	М	25	75
1	1	66.67	100

Table 3

SELC	CLKC
0	CLKB/4
M	62.5
1	125

0 = connect directly to ground

1 = connect directly to VDD

M = leave unconnected (floating)

Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description		
1	SELB0	TI	Select pin for CLKB. See table 2.		
2	X2	ХО	Crystal connection. Connect to a 25 MHz crystal or leave unconnected for clock input.		
3	X1/ICLK	XI	Crystal connection. Connect to a 25 MHz fundamental crystal or clock input.		
4	VDD	Р	Connect to 3.3 V or 5 V. Must be same as other VDDs.		
5	SELB1	I(Pu)	Select pin for CLK B. See table 2.		
6	GND	Р	Connect to ground.		
7	CLKB	0	Selectable clock output. See table 2.		
8	CLKC	0	Selectable clock output. See table 3.		
9	CLKA5	0	Selectable clock output. See table 1.		
10	25M	Ou	25 MHz clock output.		
11	OE	I(Pu)	Output enable. Tri-states all outputs when low. Internal pull-up.		
12	CLKA1	0	Selectable clock output. See table 1.		

Pin Number	Pin Name	Pin Type	Pin Description	
13	CLKA4	0	Selectable clock output. See table 1.	
14	GND	Р	Connect to ground.	
15	SELA1	TI	Select pin for CLKA1:4 and CLKA5 outputs. See table 1.	
16	VDD	Р	Connect to 3.3 Vor 5 V. Must be same as other VDDs.	
17	CLKA3	0	Selectable clock output. See table 1.	
18	CLKA2	0	Selectable clock output. See table 1.	
19	SELA0	TI	Select pin for CLKA1:4 and CLKA5 outputs. See table 1.	
20	SELC	TI	Select pin for CLKC output. See table 3.	

Key: XI, XO = crystal connections; I = input; I(Pu) = input with pull-up; O = output; P = power supply connection; TI = tri-level input

External Components

The ICS650-14 requires a minimum number of external components for proper operation.

Decoupling Capacitor

Decoupling capacitors of $0.01\mu F$ must be connected between each VDD and GND (pins 4 and 6, pins 16 and 14), as close to the device as possible. For optimum device performance, the decoupling capacitor should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit.

Series Termination Resistor

When the PCB trace between the clock outputs and the loads are over 1 inch, series termination should be used. To series terminate a 50Ω trace (a commonly used trace impedance) place a 33Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω

Crystal Information

The crystal used should be a fundamental mode (do not use third overtone), parallel resonant. Crystal capacitors should be connected from pins X1 to ground and X2 to ground to optimize the initial accuracy. The value of these capacitors is given by the following equation:

Crystal caps (pF) =
$$(C_L - 6) \times 2$$

In the equation, C_L is the crystal load capacitance. For a crystal with a 16 pF load capacitance, two 20 pF [(16-6) x 2] capacitors should be used.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS650-14. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD (referecned to GND)	7 V
Inputs and Outputs (referenned to GND)	-0.5 V to VDD+0.5 V
Ambient Operating Temperature	0 to +70° C
Ambient Operating Temperature (industrial "I" version)	-40 to 85° C
Soldering Temperature (max. of 20 seconds)	-65 to +150° C
Storage Temperature	260° C

DC Electrical Characteristics

Unless stated otherwise, VDD = 3.3 V ±10%, Ambient Temperature 0 to +70° C


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.0		5.5	V
Input High Voltage (X1 pin only)	V _{IH}	Clock input	VDD/2+1			V
Input Low Voltage (X1 pin only)	V _{IL}	Clock input			VDD/2-1	V
Input High Voltage (SEL pins only)	V _{IH}		VDD-0.5			V
Input Low Voltage (SEL pins only)	V _{IL}				0.5	V
Input High Voltage (OE pin only)	V _{IH}		2.0			V
Input Low Voltage (OE pin only)	V _{IL}				0.8	V
Output High Voltage	V _{OH}	I _{OH} = -12 mA	2.4			V
Output High Voltage (CMOS level)	V _{OH}	I _{OH} = -8 mA	VDD-0.4			V
Output Low Voltage	V _{OL}	I _{OL} = 12 mA			0.4	V
Operating Supply Current	I _{DD}	No load, VDD = 3.3 V		32		mA
Short Circuit Current		Each output		±50		mA

AC Electrical Characteristics


Unless stated otherwise, **VDD = 3.3 V ±10%**, Ambient Temperature 0 to +70° C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency				25		MHz
Output Clock Rise Time	t _{OR}	0.8 to 2.0 V			1.5	ns
Output Clock Fall Time	t _{OF}	2.0 to 0.8 V			1.5	ns
Output Clock Duty Cycle		At VDD/2	45	50	55	%
Frequency Error		All clocks			0	ppm
Absolute Jitter, short term		CLKB = 27M		±250		ps
		CLKC = 62.5M		±300		ps
		Other Clocks		±350		ps

Marking Diagram (ICS650R-14ILF)



Marking Diagram (ICS650R-14LF)




Notes:

- 1. ##### is the lot code.
- 2. YYWW is the last two digits of the year, and the week number that the part was assembled.
- 3. "LF" denotes Pb-free, RoHS compliant package.
- 4. "I" denotes industrial grade device.
- 5. Bottom marking: country of origin.

Package Outline and Package Dimensions (20-pin SSOP, 150 Mil. Body)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
650R-14LF	see page 5	Tubes	20-pin SSOP	0 to +70° C
650R-14LFT		Tape and Reel	20-pin SSOP	0 to +70° C
650R-14ILF		Tubes	20-pin SSOP	-40 to 85° C
650R-14ILFT		Tape and Reel	20-pin SSOP	-40 to 85° C

"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/