STFU24N60M2



TO-220FP

ultra narrow leads

D(2)

S(3)

Figure 1: Internal schematic diagram

N-channel 600 V, 0.168 Ω typ., 18 A MDmeshTM M2 Power MOSFET in a TO-220FP ultra narrow leads package

Datasheet - production data

Features

Order code	VDS	R _{DS(on)} max	ID
STFU24N60M2	600 V	0.19 Ω	18 A

- Extremely low gate charge
- Lower R_{DS(on)} x area vs previous generation
- Low gate input resistance
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications
- LLC converters, resonant converters

Description

This device is an N-channel Power MOSFET developed using MDmesh[™] M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

Table 1: Device summary

AM15572v1_no_tab

Order code	Marking	Package	Packing
STFU24N60M2	24N60M2	TO-220FP ultra narrow leads	Tube

G(1)

DocID027630 Rev 2

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuit	8
4	Packag	e information	9
	4.1	TO-220FP package information	9
5	Revisio	n history	11



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	± 25	V
ID	Drain current (continuous) at T _C = 25 °C	18 ⁽¹⁾	А
lD	Drain current (continuous) at T _C = 100 °C	12 ⁽¹⁾	А
IDM ⁽²⁾	Drain current (pulsed)	72 ⁽¹⁾	А
Ρτοτ	Total dissipation at $T_C = 25 \ ^{\circ}C$	30	W
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_C = 25$ °C)	2500	V
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15	
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature	- 55 to	°C
Tj	Max. operating junction temperature	150	÷C

Notes:

⁽¹⁾Limited by maximum junction temperature.

 $\ensuremath{^{(2)}}\ensuremath{\mathsf{Pulse}}$ width limited by safe operating area.

 $^{(3)}I_{SD} \le 18$ A, di/dt ≤ 400 A/µs; V_DSpeak < V(BR)DSS, V_DD = 400 V. $^{(4)}V_{DS} \le 480$ V.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max		°C/W
Rthj-amb	Thermal resistance junction-ambient max62.		°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax})$	3.5	А
Eas	Single pulse avalanche energy (starting T_j = 25°C, I_D = $I_{AR};$ V_{DD} = 50 V)	180	mJ



2 Electrical characteristics

(T_c = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 V$	600			V
Inco	Zero gate voltage	V _{DS} = 600 V			1	μΑ
IDSS	drain current ($V_{GS} = 0$)	V _{DS} = 600 V, T _C = 125 °C			100	μΑ
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	$V_{GS} = \pm 25 V$			±10	μA
$V_{GS(th)}$	Gate threshold voltage	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 250 \ \mu\text{A}$	2	3	4	V
$R_{\text{DS(on)}}$	Static drain-source on-resistance	$V_{\text{GS}}=10~\text{V},~\text{I}_{\text{D}}=9~\text{A}$		0.168	0.19	Ω

Table 5: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1060	-	pF
Coss	Output capacitance	$V_{DS} = 100 V, f = 1 MHz,$	-	55	-	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	2.2	-	рF
Coss eq. ⁽¹⁾	Equivalent output capacitance	V_{DS} = 0 to 480 V, V_{GS} = 0 V	-	258	-	рF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0$	-	7	-	Ω
Qg	Total gate charge	$V_{DD} = 480 V, I_D = 18 A,$	-	29	-	nC
Qgs	Gate-source charge	V _{GS} = 10 V (see Figure 15: "Test circuit for gate charge	-	6	-	nC
Q _{gd}	Gate-drain charge	behavior")	-	12	-	nC

Table 6: Dynamic

Notes:

 $^{(1)}C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% $V_{DSS}.$

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
td(on)	Turn-on delay time	$V_{DD} = 300 V, I_D = 9 A,$	-	14	-	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	9	-	ns
td(off)	Turn-off delay time	resistive load switching times"	-	60	-	ns
t _f	Fall time	and Figure 19: "Switching time waveform")	-	15	-	ns



Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} ⁽¹⁾	Source-drain current		-		18	А
I _{SDM} ⁽¹⁾⁽²⁾	Source-drain current (pulsed)		-		72	А
Vsd ⁽³⁾	Forward on voltage	$I_{SD} = 18 \text{ A}, V_{GS} = 0 \text{ V}$			1.6	V
trr	Reverse recovery time	$I_{SD}=18~A,~di/dt=100~A/\mu s,$	-	332		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load	-	4		μC
I _{RRM}	Reverse recovery current	switching and diode recovery times")	-	24		А
trr	Reverse recovery time $I_{SD} = 18 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$		-	450		ns
Qrr	Reverse recovery charge $V_{DD} = 60 \text{ V}, \text{ T}_j = 150 \text{ °C}, (see Figure 16: "Test circuit for "Test circuit for"$		-	5.5		μC
IRRM	Reverse recovery current	inductive load switching and diode recovery times")	-	25		A


Notes:


 $^{(1)}\mbox{The}$ value is rated according to $R_{\mbox{thj-case}}$ and limited by package.


 $^{(2)}\mbox{Pulse}$ width limited by safe operating area.

 $^{(3)}$ Pulsed: pulse duration = 300 $\mu s,$ duty cycle 1.5%.









DocID027630 Rev 2




STFU24N60M2


57


Electrical characteristics


AM15464v1

(°C)












DocID027630 Rev 2

3 Test circuit











4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 TO-220FP package information




Figure 20: TO-220FP ultra narrow leads package outline



Package information

STFU24N60M2

nformation					
Τε	able 9: TO-220FP ultra na	row leads mechanical of	data		
Dim		mm			
Dim.	Min.	Тур.	Max.		
Α	4.40		4.60		
В	2.50		2.70		
D	2.50		2.75		
E	0.45		0.60		
F	0.65		0.75		
F1	-		0.90		
G	4.95		5.20		
G1	2.40	2.54	2.70		
Н	10.00		10.40		
L2	15.10		15.90		
L3	28.50		30.50		
L4	10.20		11.00		
L5	2.50		3.10		
L6	15.60		16.40		
L7	9.00		9.30		
L8	3.20		3.60		
L9	-		1.30		
Dia.	3.00		3.20		



5 Revision history

Table 10: Document revision history

Date	Revision	Changes
12-Mar-2015	1	Initial release
08-Sepr-2015	2	Datasheet status promoted from preliminary to production data



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

