




150 μ V Maximum Offset Voltage Op Amp

OP07D

FEATURES

- Low offset voltage: 150 μ V max
- Input offset drift: 1.5 μ V/ $^{\circ}$ C max
- Low noise: 0.25 μ V p-p
- High gain CMRR and PSRR: 115 dB min
- Low supply current: 1.1 mA
- Wide supply voltage range: ± 4 V to ± 18 V operation

PIN CONFIGURATIONS



05867-001

Figure 1. 8-Lead SOIC_N (R-8), 8-Lead DIP (N-8)

APPLICATIONS

Medical and industrial instrumentation

Sensors and controls

Thermocouple

RTDs

Strain bridges

Shunt current measurements

Precision filters

GENERAL DESCRIPTION

The OP07D is a precision, ultralow offset amplifier. It integrates low power (1.1 mA typical), low input bias current (± 1 nA maximum), and high CMRR/PSRR (130 dB) in the small DIP package. Operation is fully specified from ± 5 V to ± 15 V supply.

The OP07D provides higher accuracy than industry-standard OP07-type amplifiers due to Analog Devices' iPolar™ process, which supports enhanced performance in a smaller footprint. These performance enhancements include wider output swing, lower power, and higher CMRR (common-mode rejection ratio) and PSRR (power supply rejection ratio). The OP07D maintains stability of offsets and gain virtually regardless of variations in time or temperature. Excellent linearity and gain accuracy can be maintained at high closed-loop gains.

The OP07D is fully specified over the extended industrial temperature range of -40° C to $+125^{\circ}$ C. The OP07D amplifier is available in 8-lead DIP and the popular 8-lead, narrow SOIC lead-free packages.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 © 2005–2011 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1	Absolute Maximum Ratings	5
Applications.....	1	Thermal Resistance	5
General Description	1	ESD Caution.....	5
Pin Configurations	1	Typical Performance Characteristics	6
Revision History	2	Outline Dimensions	13
Specifications.....	3	Ordering Guide	14

REVISION HISTORY

2/11—Rev. 0 to Rev. A

Changes to Output Voltage Swing Parameter.....	4
Changes to Figure 42.....	12
Updated Outline Dimensions	13
Changes to Ordering Guide	14

12/05—Revision 0: Initial Version

SPECIFICATIONS

$V_S = \pm 5.0$ V, $T_A = 25^\circ\text{C}$, unless otherwise specified.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	40	150	250	μV
Input Bias Current	I_B	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0.2	1	350	μA
Input Offset Current	I_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0.1	1	1	nA
Input Voltage Range			-3.5	+3.5		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 3$ V $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	120	127	120	dB
Open-Loop Gain	A_{VO}	$R_L = 2 \text{ k}\Omega$ to ground, $V_O = \pm 3$ V $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	1000	10,000	1000	V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0.5	1.8	0.5	$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage Swing	V_{OUT}	$R_L = 10 \text{ k}\Omega$ to ground $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	± 3.95	± 4.1	± 3.95	V
Short-Circuit Current	I_{SC}	$R_L = 2 \text{ k}\Omega$ to ground $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	± 3.9	± 4	± 3.9	V
Output Current	I_O	$V_O = 3.5$ V	27	15	27	mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 4.0$ V to ± 18.0 V $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	115	130	115	dB
Supply Current/Amplifier	I_{SY}	$V_O = 0$ V $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	110	1.1	1.25	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 10 \text{ k}\Omega$		0.2	0.6	$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP			80	1.45	MHz
Phase Margin					1.75	Degrees
NOISE PERFORMANCE						
Voltage Noise	$e_{n,p-p}$	0.1 Hz to 10 Hz		0.28	10	$\mu\text{V p-p}$
Voltage Noise Density	e_n	f = 1 kHz			0.074	$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n	f = 1 kHz				$\text{pA}/\sqrt{\text{Hz}}$

OP07D

$V_S = \pm 15$ V, $T_A = 25^\circ\text{C}$, unless otherwise specified.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	45	150	250	μV
					350	μV
Input Bias Current	I_B	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0.2	1	1	nA
					1	nA
Input Offset Current	I_{OS}	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0.2	1	1	nA
					nA	
Input Voltage Range			-13.5		+13.5	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13.0$ V $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	120	140	120	dB
Open-Loop Gain	A_{VO}	$R_L = 2 \text{ k}\Omega$ to ground, $V_O = \pm 11$ V $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	1000	10,000	1000	V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0.5	2.5	0.5	$\mu\text{V}/^\circ\text{C}$
					1.5	$\mu\text{V}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage Swing	V_{OUT}	$R_L = 10 \text{ k}\Omega$ to ground $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	± 13.95	± 14	± 13.9	V
		$R_L = 2 \text{ k}\Omega$ to ground $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	± 13.75	± 13.8	± 13.7	V
Short-Circuit Current	I_{SC}			30		mA
Output Current	I_o	$V_O = 13.5$ V		15		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 4.0$ V to ± 18.0 V $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	115	130	115	dB
					110	dB
Supply Current/Amplifier	I_{SY}	$V_O = 0$ V $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		1.1	1.3	mA
					1.55	mA
					1.85	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 10 \text{ k}\Omega$		0.2		$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP			0.6		MHz
Phase Margin				80		Degrees
NOISE PERFORMANCE						
Voltage Noise	$e_{n,p-p}$	0.1 Hz to 10 Hz		0.25		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1 \text{ kHz}$		10		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n	$f = 1 \text{ kHz}$		0.074		$\text{pA}/\sqrt{\text{Hz}}$

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	$\pm 18\text{ V}$
Input Voltage	$\pm \text{V}$ supply
Differential Input Voltage	$\pm 0.7\text{ V}$
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Operating Temperature Range	-40°C to $+125^\circ\text{C}$
Junction Temperature Range	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering, 10 sec)	$+300^\circ\text{C}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Resistance

θ_{JA} is specified for worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4.


Package Type	θ_{JA}	θ_{JC}	Unit
8-Lead DIP (N-8)	103	43	$^\circ\text{C}/\text{W}$
8-Lead SOIC (R-8)	158	43	$^\circ\text{C}/\text{W}$

ESD CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




TYPICAL PERFORMANCE CHARACTERISTICS




05867-003




05867-008




05867-004



05867-005




05867-047




05867-006

Figure 2. Number of Amplifiers vs. Offset Voltage


Figure 5. Number of Amplifiers vs. TCV_{OS}




05867-007




05867-011




05867-009



05867-012



05867-010



05867-013

OP07D




Figure 14. Input Bias Current vs. Temperature




Figure 17. PSRR vs. Temperature




Figure 15. CMRR vs. Temperature




Figure 18. Short-Circuit Current vs. Temperature




Figure 16. Open-Loop Gain vs. Temperature










Figure 19. Supply Current vs. Supply Voltage



OP07D




Figure 26. Overshoot vs. Capacitive Load




Figure 29. Output Impedance vs. Frequency




Figure 27. CMRR vs. Frequency




Figure 30. Output Impedance vs. Frequency




Figure 28. PSRR vs. Frequency










Figure 31. Voltage Noise Density vs. Frequency



OP07D




Figure 38. Positive Overload Recovery




Figure 41. Voltage Noise (0.1 Hz to 10 Hz)




Figure 39. Negative Overload Recovery




Figure 42. Optional Offset Nulling Circuit





Figure 40. No Phase Reversal

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.


012407-A

Figure 43. 8-Lead Standard Small Outline Package [SOIC_N]

Narrow Body

(R-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-001
 CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
 CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

070506-A

Figure 44. 8-Lead Plastic Dual In-Line Package [PDIP]

(N-8)

Dimensions shown in inches and (millimeters)

OP07D

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
OP07DNZ	–40°C to +125°C	8-Lead PDIP	N-8
OP07DRZ	–40°C to +125°C	8-Lead SOIC_N	R-8
OP07DRZ-REEL	–40°C to +125°C	8-Lead SOIC_N	R-8
OP07DRZ-REEL7	–40°C to +125°C	8-Lead SOIC_N	R-8

¹Z = RoHS Compliant Part.

OP07D

NOTES

OP07D

NOTES

© 2005–2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.
D05867-0-2/11(A)



www.analog.com