
- Organization . . . 131,072 × 8
- Single 5-V Power Supply (10% Tolerance)
- **High-Density Packaging:** 
  - -Plastic 32-pin 600-Mil Dual-In-Line Package (NW Suffix)
  - --- Plastic 32-pin 525-Mil Small Outline Package (DK Suffix)
- All inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times TMS62828L-85 . . . 85 ns TMS62828L-10 . . . 100 ns TMS62828L-12 . . . 120 ns
- Power Saving CMOS Technology
- 3-State Output Buffers
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - -Active . . . 385 mW Worst Case
  - -Standby . . . 0.55 mW Worst Case
    - (CMOS Input Levels)
  - -Standby . . . 16.5 mW Worst Case (TTL Input Levels)
- **Operating Temperature Range** 
  - ...0°C to 70°C

## **DK AND NW PACKAGES** (TOP VIEW)



PIN NO	MENCLATURE
A0-A16	Address Inputs
DQ0-DQ7	Data In-Data Out
Ē1-E2	Chip Enables
G	Output Enable
NC	No Connection
W	Write Enable
V <sub>cc</sub>	5-V Power Supply
V <sub>CC</sub> V <sub>SS</sub>	Ground

### description

The TMS62828L is a common I/O, 1,048,576-bit low power static random-access memory organized as 131,072 words by 8 bits. The TMS62828L features maximum address access and minimum cycle times of 85, 100, and 120 ns. The TMS62828L is fabricated using CMOS technology. Maximum power dissipation is as low as 385 mW active. This reduces to a maximum of 0.55 mW (CMOS input levels) and 16.5 mW (TTL input levels) during standby operation.

All inputs and outputs are compatible with Series 54/74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 54/74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus.

The TMS62828L is offered in 600-mil plastic dual-in-line package (NW suffix) and a 525-mil plastic small outline package (DK suffix). Both are characterized for operation from 0°C to 70°C.

### operation

#### address (A0-A16)

The 17 addresses select one of the 131,072 8-bit words in the RAM. The address inputs must be stable for the duration of a read or write cycle. The address inputs can be driven directly from standard Series 54/74 TTL without external pull-up resistors.



## chip enable/powerdown (E1, E2)

The chip enable/powerdown terminals ( $\overline{E}1$  and E2) can be driven directly by standard TTL circuits, and affect the powerdown/deselect function of the chip. Whenever  $\overline{E}1$  is high or E2 is low, the device is put into a reduced power standby mode. Data is retained during the standby mode.

## write enable (W)

The read or write mode is selected through the write enable terminal  $(\overline{W})$ . A logic high selects the read mode; a logic low selects the write mode.  $\overline{W}$  or  $\overline{E}1$  must be high or E2 must be low when changing addresses to prevent inadvertently writing data into a memory location. The  $\overline{W}$  input can be driven directly from standard TTL circuits.

### output enable (G)

The output enable terminal, which can be driven directly from standard TTL circuits, affects only the data-out terminals. When output enable is at a logic high level, the output terminals are disabled to the high-impedance state. Output enable provides greater output control flexibility, simplifying data bus design.

#### data in/data out (DQ0-DQ7)


Data can be written into a selected device when write enable  $(\overline{W})$  input is low, and chip enable/powerdown  $(\overline{E}1)$  is low, and chip enable (E2) is high. Data can be read when write enable  $(\overline{W})$  is high, chip enable/powerdown  $(\overline{E}1)$  is low, chip enable (E2) is high, and output enable  $(\overline{G})$  is low. The DQ terminals can be driven directly from standard TTL circuits. The three-state output buffers provide direct TTL compatibility.

#### **FUNCTION TABLE**

		***************************************	М	ODE		
FUNCTION	Deselect Powerdown	Deselect Powerdown	Deselect	Read (Read Cycle)	Write (Write Cycle 1)	Write (Write Cycle 2)
W	X	X	Н	Н	L	L
Ē1	Н	X	L	L	L	L
E2	×	L	Н	Н	Н	Н
G	X	Х	Н	L	Н	L
DQ0-DQ7(OUT)	HI-Z	HI-Z	HI-Z	D <sub>OUT</sub>	D <sub>IN</sub>	D <sub>IN</sub>


X = Don't Care.

## functional block diagram





## logic symbol<sup>†</sup>




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## data retention specifications for low $V_{CC}$ ( $T_A = 0$ °C to 70°C)


	PARAMETER	TEST CONDITIONS	MIN NO	M MAX	UNIT
V <sub>CC(DR)</sub>	V <sub>CC</sub> for data retention	$\overline{E}$ 1 ≥ $V_{CC}$ -0.2 V, $E$ 2 ≥ $V_{CC}$ -0.2 V or 0 V ≤ $E$ 2 ≤ 0.2 V, $V_{in}$ ≥ 0 V	2		V
I <sub>CC(DR)</sub>	Low-voltage standby supply current	$V_{CC} = 3.0 \text{ V}, V_{in} \ge 0 \text{ V}, \overline{E}1 \ge V_{CC} - 0.2 \text{ V},$ $E2 \ge V_{CC} - 0.2 \text{ V} \text{ or } 0 \text{ V} \le E2 \le 0.2 \text{ V}$		1 50 <sup>†</sup>	μΑ
t <sub>E1H(DR)</sub>	Chip deselect to V <sub>CC</sub> going low	See "Data Retention Waveforms" below	0		ns
t <sub>E2L(DR)</sub>	Chip deselect to V <sub>CC</sub> going low		0	-	ns
t <sub>rec</sub>	Operation recovery time		t <sub>c(rd)</sub> ‡		ns

 $<sup>^{\</sup>dagger}$  When V<sub>IL</sub> min = -0.3 V and T<sub>A</sub> = 0°C to 40°C, then the maximum low voltage standby current can be reduced to 20 μA.  $^{\dagger}$  t<sub>c(rd)</sub> is the read cycle time.

# low V<sub>CC</sub> data retention waveform (Ē1 controlled)<sup>§</sup>



## low V<sub>CC</sub> data retention waveform (E2 controlled)§



 $<sup>\</sup>S$  In the low  $V_{CC}$  data-retention mode, E2 controls the address,  $\overline{W}$ ,  $\overline{E}1$ ,  $\overline{G}$ , and data-input buffers. When E2 controls data retention mode, these inputs can float. When E1 controls the data-retention mode, E2 must be within 0.2 V of V<sub>CC</sub> or GND and the other inputs (A0-A16, W, DQ0-DQ7) can float.

## 

### recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	<b>V</b>
V <sub>IH</sub>	High-level input voltage	2.2		6	>
V <sub>IL</sub>	Low-level input voltage (see Note 3)	-0.3	·	0.8	٧
T <sub>A</sub>	Operating free-air temperature	0		70	°C

NOTE 3. The input voltage may go down to -3.0 V for a maximum time interval of 30 ns.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA	2.4			٧
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2.1 mA			0.4	V
t <sub>i</sub>	Input current	V <sub>in</sub> = GND to V <sub>CC</sub>			2	μА
lo	Output current	$\overline{E}1 = V_{IH}$ or $E2 = V_{IL}$ , $\overline{G} = V_{IH}$ or $\overline{W} = V_{IL}$ , $V_{I/O} = GND$ to $V_{SS}$			2	μΑ
Icc	Operating power supply current	E1 = V <sub>IL</sub> , E2 = V <sub>IH</sub> , I <sub>I/O</sub> = 0 mA		15	35	mA
I <sub>CC(AV)1</sub>	Average operating current	Minimum cycle, Duty = 100%, E1 = V <sub>IL</sub> , E2 = V <sub>IH</sub> , I <sub>I/O</sub> = 0 mA		45	70	mA
I <sub>CC(AV)2</sub>	Average operating current	Cycle = 1 $\mu$ s, Duty = 100%, $I_{I/O}$ = 0 mA, E1 $\leq$ 0.2 V, E2 $\geq$ V <sub>CC</sub> - 0.2 V, V <sub>IH</sub> $\geq$ V <sub>CC</sub> - 0.2 V, V <sub>IL</sub> $\leq$ 0.2 V		15	30	mA
I <sub>CC(SB)1</sub>	Standby supply current (TTL levels)	$\widetilde{E}1 = V_{IH}$ , $E2 = V_{IH}$ or $E2 = V_{IL}$		1	3	mA
I <sub>CC(SB)2</sub>	Standby supply current (low-power CMOS levels)	$V_{in} \ge 0 \text{ V}, \overline{E}1 \ge V_{CC} - 0.2 \text{ V},$ $E2 \ge V_{CC} - 0.2 \text{ V or } 0 \text{ V} \le E2 \le 0.2 \text{ V}$		.002	.1	mA

<sup>&</sup>lt;sup>‡</sup> Typical values are measured at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, and specified loading.

# capacitance, T<sub>A</sub> = 25°C, f = 1 MHz§

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci	Input capacitance	V <sub>in</sub> = 0 V			8	рF
C <sub>i/o</sub>	Input/output capacitance	V <sub>i/o</sub> = 0 V			10	рF

<sup>§</sup> Capacitance measurements are made on a sample basis only.



<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to Vss.

<sup>2.</sup> V<sub>CC</sub> may go down to -3.0 V for a maximum time interval of 30 ns.

# timing requirements over recommended supply voltage range and operating temperature range (read cycle) (see Note 4)

PARAMETER		ALTERNATE	TMS628	28L-85	TMS628	28L-10	TMS628	28L-12	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>c(rd)</sub>	Read cycle time	t <sub>RC</sub>	85		100		120		ns

# switching characteristics over full ranges of recommended operating conditions (read cycle) (see Note 4)

		ALTERNATE	TE TMS62828L-85 TMS628		TMS628	28L-10	TMS62828L-12		UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>a(A)</sub>	Access time from address	t <sub>AA</sub>		85		100		120	ns
t <sub>a(E1)</sub>	Access time from E1	t <sub>CO1</sub>		85		100		120	ns
t <sub>a(E2)</sub>	Access time from E2	t <sub>CO2</sub>		85		100		120	ns
t <sub>a(G)</sub>	Access time from G	t <sub>OE</sub>		45		50		60	ns
t <sub>en(E1)</sub>	Output enable time from E1 (see Note 5)	t <sub>LZ1</sub>	10		10		10		ns
t <sub>en(E2)</sub>	Output enable time from E2 (see Notes 5 and 6)	t <sub>LZ2</sub>	10		10		10		ns
t <sub>en(G)</sub>	Output enable time from $\overline{G}$ (see Notes 5 and 6)	t <sub>OLZ</sub>	5		5		5		ns
t <sub>dis(E1)</sub>	Output disable time from E1 (see Notes 5 and 6)	t <sub>HZ1</sub>	0	30	0	35	0	45	ns
t <sub>dis(E2)</sub>	Output disable time from E2 (see Notes 5 and 6)	t <sub>HZ2</sub>	0	30	0	35	0	45	ns
t <sub>dis(G)</sub>	Output disable time from G (see Notes 5 and 6)	t <sub>OHZ</sub>	0	30	0	35	0	45	ns
t <sub>v(A)</sub>	Output data valid time after address change	t <sub>ОН</sub>	10		10		10		ns

NOTEC: 4	Their requirements and quitables observatoristics are defined under the following conditions:
NOTES: 4.	Timing requirements and switching characteristics are defined under the following conditions:

Input pulse levels	0.	۸ 8.	/ to	2.4 V
Input rise and fall time				
Input timing reference level				1.5 V
Output timing reference level				
Output load (including scope and jig)	and	$C_{L}$	(10	)0 pF)

t<sub>dis(E1)</sub>, t<sub>dis(E2)</sub>, and t<sub>dis(G)</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.



<sup>6.</sup> At any given temperature and voltage condition, the slowest output disable time, t<sub>dis</sub>, is faster than the fastest output enable time, t<sub>en</sub>, both for a given device and from device to device. This parameter is sampled and not 100% tested.

# timing requirements over recommended supply voltage range and operating temperature range (write cycle) (see Note 4)


DADAMETED		ALTERNATE	TMS628	28L-85	TMS62828L-10		TMS62828L-12		
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c(W)</sub>	Write cycle time	twc	85		100		120		ns
t <sub>su(E)</sub>	Chip enable setup time	t <sub>CW</sub>	75		90		100		ns
t <sub>su(A)</sub>	Address setup time	t <sub>AS</sub>	0		0		0		ns
t <sub>AVWH</sub>	Address valid time to write high	t <sub>AW</sub>	75		90		100		ns
t <sub>w(W)</sub>	Write pulse duration	t <sub>WP</sub>	65		75		85		ns
t <sub>rec(W)</sub>	Write recovery time	t <sub>WR</sub>	5		5		10		ns
t <sub>su(D)</sub>	Data setup time before write high	t <sub>DW</sub>	35		40		45		ns
t <sub>h(D)</sub>	Data hold time after write high	t <sub>DH</sub>	0		0		0		ns
t <sub>v(W)</sub>	Output data valid time after write high (see Note 7)	tow	5		5		5		ns


# switching characteristics over full ranges of recommended operating conditions (write cycle) (see Note 4)


PARAMETER		ALTERNATE	TMS628	28L-85	TMS62828L-10 TMS62828L-12		UNIT		
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t <sub>dis(W)</sub>	Output disable time from $\overline{W}$ (see Note 7)	t <sub>whz</sub>	0	30	0	35	0	40	ns

NOTES: 4.	Timing requirements and switching characteristics are defined under the following conditions:
	Input pulse levels 0.8 V to 2.4 V
	Input rise and fall time
	Input timing reference level
	Output timing reference level
	Output load (including scope and jig)
7	This parameter is sampled and not 100% tested










- NOTES: 9.  $t_{su(E)}$  is measured from the later of  $\overline{E}1$  going low or E2 going high to the end of write.
  - 10.  $t_{su(A)}$  is measured from the address valid to the beginning of write.
  - 11. A write occurs during the overlap of a low E1, a high E2, and a low W. A write begins at the latest transition among E1 going low, E2 going high, and W going low. A write ends at the earliest transition among E1 going high, E2 going low, and W going high. t<sub>w(W)</sub> is measured from the beginning of write to the end of write.
  - 12. t<sub>rec(M)</sub> is measured from the earliest of  $\overline{E}1$  or  $\overline{W}$  going high or E2 going low to the end of the write cycle.
  - 13. During this period, I/O pins are in the output state, therefore; the input signals of the opposite phase to the outputs must not be applied.
  - 14. If the  $\overline{\mathbb{E}}1$  low transition occurs simultaneously with the  $\overline{\mathbb{W}}$  low transitions or after the  $\overline{\mathbb{W}}$  low transitions, output remains in a high-impedance state.



NOTES: 9.  $t_{su(E)}$  is measured from the later of  $\overline{E}1$  going low or E2 going high to the end of write.

10.  $t_{su(A)}^{(C)}$  is measured from the address valid to the beginning of write.

11. A write occurs during the overlap of a low  $\overline{E}1$ , a high E2, and a low  $\overline{W}$ . A write begins at the latest transition among  $\overline{E}1$  going low, E2 going high, and  $\overline{W}$  going low. A write ends at the earliest transition among  $\overline{E}1$  going high, E2 going low, and  $\overline{W}$  going high.  $t_{w(W)}$  is measured from the beginning of write to the end of write.

12.  $t_{rec(W)}$  is measured from the earliest of  $\overline{E}1$  or  $\overline{W}$  going high or E2 going low to the end of the write cycle.


- 13. During this period, I/O pins are in the output state, therefore; the input signals of the opposite phase to the outputs must not be applied.
- 14. If the  $\overline{E}1$  low transition occurs simultaneously with the  $\overline{W}$  low transitions or after the  $\overline{W}$  low transitions, output remains in a high-impedance state.
- 15. DQ0-DQ7 (OUT) is the same phase of the latest written data in this write cycle.

16. DQ0-DQ7 (OUT) is the read data of the next address.

17. If E1 is low and E2 is high during this period, I/O pins are in the output state, therefore the input signals of opposite phase to the output must not be applied to them.

### **MECHANICAL DATA**

## 32-pin 600-mil plastic dual-in-line package (NW suffix)



## 32-pin 525-mil plastic small outline package (DK suffix)

