




www.vishay.com

N- and P-Channel 20 V (D-S) MOSFET







Top View **Bottom View**

Marking code: EA

PRODUCT SUMMARY							
	N-CHANNEL	P-CHANNEL					
V _{DS} (V)	20	-20					
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 4.5 \text{ V}$	0.039	0.072					
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 2.5 \text{ V}$	0.045	0.100					
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 1.8 \text{ V}$	0.055	0.131					
Q _g typ. (nC)	6	5.5					
I _D (A) ^a	6	-6					
Configuration	N- and	n-pair					


FEATURES

- TrenchFET® power MOSFETs
- Thermally enhanced PowerPAK ChipFET package
 - Small footprint area
 - Low on-resistance
 - Thin 0.8 mm profile
- · Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

RoHS COMPLIANT HALOGEN FREE

APPLICATIONS

- Complementary MOSFET for portable devices
 - Ideal for buck-boost circuits



ORDERING INFORMATION	
Package	PowerPAK ChipFET
Lead (Pb)-free and halogen-free	Si5517DU-T1-GE3

PARAMETER		SYMBOL	N-CHANNEL	P-CHANNEL	UNIT
Drain-source voltage		V _{DS}	20	-20	V
Gate-source voltage		V_{GS}	± 8	± 8	7 v
	T _C = 25 °C		6 ^a	-6 ^a	A
Continuous durin assurant /T. 150 °C)	T _C = 70 °C	1 . [6 ^a	-6 ^a	
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	I _D	7.2 b, c	-4.6 b, c	
	T _A = 70 °C	1	5.8 b, c	-3.7 b, c	
Pulsed drain current		I _{DM}	20	-15	
Course ducin comment die de comment	T _C = 25 °C		6.9	-6.9	
Source-drain current diode current	T _A = 25 °C	l _s	1.9 ^{b, c}	-1.9 ^{b, c}	
	T _C = 25 °C		8.3	8.3	
Mar Control of the Park and the	T _C = 70 °C	1 , [5.3	5.3	14/
Maximum power dissipation	T _A = 25 °C	T PD T	P _D 2.3 ^{b, c} 2.3 ^{b, c}	W	
	T _A = 70 °C	1	1.5 ^{b, c}	1.5 ^{b, c}	1
Operating junction and storage temperature range T _J , T _{stg}			-55 to	- 00	
Soldering recommendations (peak temperature) d, e			20	60	°C

THERMAL RESISTANCE RATINGS							
PARAMETER		SYMBOL	N-CH/	ANNEL	P-CH/	NNEL	
PARAMETER		STINIBUL	TYP.	MAX.	TYP.	MAX.	UNIT
Maximum junction-to-ambient b, f	t ≤ 5 s	R_{thJA}	45	55	45	55	°C/W
Maximum junction-to-case (drain)	Steady state	R_{thJC}	12	15	12	15	C/ VV

Notes

- a. Based on T_C = 25 °C
- Surface mounted on 1" x 1" FR4 board b.
- t = 5 s
- See solder profile (www.vishay.com/doc?73257). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- Rework conditions: manual soldering with a soldering iron is not recommended for leadless components Maximum under steady state conditions is 105 °C/W for both channels



www.vishay.com

Vishay Siliconix

PARAMETER	RAMETER SYMBOL TEST CONDITIONS			MIN.	TYP. a	MAX.	UNIT	
Static	•					L	l	
D :		$V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ mA}$	N-Ch	20	-	-	.,	
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = -1 \text{ mA}$	P-Ch	-20	-	-	V	
	7	I _D = 250 μA	N-Ch	-	17	-		
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	I _D = -250 μA	P-Ch	-	-20	-		
	7	I _D = 250 μA	N-Ch	-	-2.6	-	mv/°C	
V _{GS(th)} temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = -250 μA	P-Ch	ı	2.4	-	1	
Oaks are seen throughold address.	.,	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	N-Ch	0.4	-	1	.,	
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	P-Ch	-0.4	-	-1	V	
Oala had Jadaa	1 .	V 0VV 0V	N-Ch	1	-	100	. ^	
Gate-body leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$	P-Ch	ı	-	-100	nA	
ero gate voltage drain current n-state drain current ^b rain-source on-state resistance ^b		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch	-	-	1		
-		V _{DS} = -20 V, V _{GS} = 0 V	P-Ch	-	-	-1	١.	
Zero gate voltage drain current	I _{DSS}	V _{DS} = 20 V, V _{GS} = 0 V, T _J = 55 °C	N-Ch	-	-	10	μΑ	
		V _{DS} = -20 V, V _{GS} = 0 V, T _J = 55 °C	P-Ch	-	-	-10	1	
0 11 11		$V_{DS} \le 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	N-Ch	20	-	-	_	
On-state drain current b	I _{D(on)}	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	P-Ch	-15	-	-	- V NV°C NV°C - 1 V -1 V -1 100 nA 1 -1 10 - A 0390 0720 0450 1000 0550 1310 - S - PF	
	R _{DS(on)}	V _{GS} = 4.5 V, I _D = 4.4 A	N-Ch	-	0.0320	0.0390		
		V _{GS} = -4.5 V, I _D = -3.3 A	P-Ch	-	0.0600	0.0720		
D		V _{GS} = 2.5 V, I _D = 4.1 A	N-Ch	-	0.0370	0.0450		
Drain-source on-state resistance b		$V_{GS} = -2.5 \text{ V}, I_D = -2.8 \text{ A}$	P-Ch	-	0.0830	0.1000	Ω	
		V _{GS} = 1.8 V, I _D = 1.8 A	N-Ch	-	0.0455	0.0550		
		V _{GS} = -1.8 V, I _D = -0.76 A	P-Ch	-	0.1080	0.1310		
		V _{DS} = 10 V, I _D = 4.4 A N-Ch -		22	-			
Forward transconductance ^b	9 _{fs}	$V_{DS} = -10 \text{ V}, I_D = -3.3 \text{ A}$	P-Ch	-	0.9	-	S	
Dynamic ^a					•		•	
land annual annual			N-Ch	-	520	-		
Input capacitance	C _{iss}	N-channel	P-Ch	-	455	-		
Outrot consistence	0	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch	-	100	-		
Output capacitance	C _{oss}	P-channel	P-Ch	-	105	-	1 pF	
Deverse transfer conscitones	-	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch	-	60	-		
Reverse transfer capacitance	C _{rss}		P-Ch	-	65	-		
		$V_{DS} = 10 \text{ V}, V_{GS} = 8 \text{ V}, I_D = 4.4 \text{ A}$	N-Ch	1	10.5	16		
Tabel and a share a		$V_{DS} = -10 \text{ V}, V_{GS} = -8 \text{ V}, I_D = -4.6 \text{ A}$	P-Ch	ı	9.1	14		
Total gate charge	Q_g			1	6	9		
		$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -1.8 \text{ A}$	P-Ch	-	5.5	8.5	1 _	
Gate-source charge		N-channel	N-Ch	-	0.91	-	nC	
	Q_{gs}	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V} I_D = 4.4 \text{ A}$	P-Ch	-	0.75	-		
		P-channel	N-Ch	-	0.7	-	1	
Gate-drain charge	Q_{gd}	V _{DS} = -10 V, V _{GS} = -4.5 V, I _D = -1.8 A		-	1.5	-		
				-	1.9	-	_	
Gate resistance	R _g	f = 1 MHz	P-Ch	-	8		Ω	



www.vishay.com

Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP. a	MAX.	UNIT
Dynamic ^a							
Turn-on delay time	+		N-Ch	-	20	30	
Turn-on delay time	t _{d(on)}	N-channel	P-Ch	-	8	15	
Rise time	t _r	$V_{DD} = 10 \text{ V}, R_L = 2.8 \Omega,$	N-Ch	-	65	100	
Tilde tillle	۲۲	$I_D \cong 3.6 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	P-Ch	-	35	55	
Turn-off delay time	t _{d(off)}	P-channel	N-Ch	-	40	60	
Tan on delay line	•а(оп)	$V_{DD} = -10 \text{ V}, R_L = 2.7 \Omega,$	P-Ch	-	40	60	
Fall time	t _f	$I_D \cong -3.7 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$	N-Ch	-	10	15	
	i,		P-Ch	-	55	85	ns
Turn-on delay time	t _{d(on)}		N-Ch	-	5	10	110
Turn on dolay time	•a(on)	N-channel	P-Ch	-	5	10	
Rise time	t _r	$V_{DD} = 10 \text{ V}, R_L = 2.8 \Omega,$	N-Ch	-	12	20	
The time	۲۲	$I_D \cong 3.6 \text{ A}, V_{GEN} = 8 \text{ V}, R_g = 1 \Omega$	P-Ch	-	15	25	
Turn-off delay time	t _{d(off)}	I -CHAIIICI	N-Ch	-	26	40	
Turr on delay time	г а(оп)	$V_{DD} = -10 \text{ V}, R_L = 2.7 \Omega,$	P-Ch	-	30	45	
Fall Time	t _f	$I_D \cong -3.7 \text{ A}, V_{GEN} = -8 \text{ V}, R_g = 1 \Omega$	N-Ch	-	8	15	
Tall Tillo	ч		P-Ch	-	45	70	
Drain-Source Body Diode Characteris	stics		_				
Continuous source-drain diode current	Is	T _C = 25 °C	N-Ch	-	-	6.9	
Communication and an allocations	o.	10 = 23 - 3	P-Ch	-	-	-6.9	Α
Pulse diode forward current ^a	I _{SM}		N-Ch	-	-	20] '`
T dide didde forward carrent	19101		P-Ch	-	-	-15	
Body diode voltage	V_{SD}	I _S = 1.2 A, V _{GS} = 0 V	N-Ch	-	0.8	1.2	V
Body diode Voltage	₹ 5D	$I_S = -1.0 \text{ A}, V_{GS} = 0 \text{ V}$	P-Ch	-	-0.8	-1.2	, v
Body diode reverse recovery time	t _{rr}		N-Ch	-	45	70	ns
Body diode reverse recovery time	۲rr	N-channel	P-Ch	-	30	60	113
Body diode reverse recovery charge	0	$I_F = 1.2 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	N-Ch	-	21	32	nC
body diode reverse recovery charge	Q _{rr}	T _J = 25 °C	P-Ch	-	15	30	110
Reverse recovery fall time	t _a	P-channel	N-Ch	-	29	-	
Theverse recovery fail time	ча	$I_F = -1 \text{ A, di/dt} = -100 \text{ A/}\mu\text{s,}$	P-Ch	-	11	ı	ns
Reverse recovery rise time	+.	T _J = 25 °C	N-Ch	-	16	-	115
neverse recovery rise time	t _b		P-Ch	-	19	-	

Notes


- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature












Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

Vishay Siliconix

N-CHANNEL TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Current Derating ^a

Power Derating


Note

a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case







Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage





Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Case








Power Derating


Note

a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?73529.



PowerPAK® ChipFET® Case Outline








Backside view of single pad






Side view of single Side view of dual



Detail Z



Backside view of dual pad

DIM		MILLIMETERS		INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.85	0.028	0.030	0.033	
A1	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D1	1.75	1.87	2.00	0.069	0.074	0.079	
D2	1.07	1.20	1.32	0.042	0.047	0.052	
D3	0.20	0.25	0.30	0.008	0.010	0.012	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E1	1.38	1.50	1.63	0.054	0.059	0.064	
E2	0.92	1.05	1.17	0.036	0.041	0.046	
E3	0.45	0.50	0.55	0.018	0.020	0.022	
е		0.65 BSC			0.026 BSC		
Н	0.15	0.20	0.25	0.006	0.008	0.010	
K	0.25	-	-	0.010	-	-	
K1	0.30	-	-	0.012	-	-	
K2	0.20	-	-	0.008	-	-	
K3	0.20	-	-	0.008	-	-	
L	0.30	0.35	0.40	0.012	0.014	0.016	

C14-0630-Rev. E, 21-Jul-14


DWG: 5940

Note

• Millimeters will govern

VISHAY.

RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Dual



Recommended Minimum Pads Dimensions in mm/(Inches)

Note: This is Flipped Mirror Image Pin #1 Location is Top Left Corner

Return to Index



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.