SDLS004 D2633, JANUARY 1981-REVISED MARCH 1988

- Parallel Register Inputs ('LS592)
- Parallel 3-State I/O: Register Inputs/ Counter Outputs ('LS593)
- Counter has Direct Overriding Load and Clear
- Accurate Counter Frequency: DC to 20 MHz

description

The 'LS592 comes in a 16-pin package and consists of a parallel input, 8-bit storage register feeding an 8-bit binary counter. Both the register and the counter have individual positive-edge-triggered clocks. In addition, the counter has direct load and clear functions. A low-going $\overline{\text{RCO}}$ pulse will be obtained when the counter reaches the hex word FF. Expansion is easily accomplished for two stages by connecting $\overline{\text{RCO}}$ of the first stage to $\overline{\text{CCKEN}}$ of the second stage. Cascading for larger count chains can be accomplished by connecting $\overline{\text{RCO}}$ of each stage to CCK of the following stage.

The 'LS593 comes in a 20-pin package and has all the features of the 'LS592 plus 3-state I/O, which provides parallel counter outputs. The tables below show the operation of the enable (CCKEN, $\overline{\text{CCKEN}}$) inputs. A register clock enable ($\overline{\text{RCKEN}}$) is also provided.

OUTPUT ENABLE CONTROL ('593 ONLY)

G	G	A/Q_A thru H/Q_H
L	L	input mode
L	H	input mode
н	L	output mode
н	н	input mode


COUNTER CLOCK ENABLE CONTROL

CCKEN	EFFECT ON CCK
L	Enable
н	Disable
L	Enable
н	Enable
	L H L

SN54LS592 ... J OR W PACKAGE SN74LS592 ... N PACKAGE (TOP VIEW)

B [1		Vcc
c 🗋 2	15	A
0 🛛 3	14	CLOAD
E [4	13	RCK
F 🗌 5	12	CCKEN
G [6	- 11 🗋	CCK
н 🗖 ז	10	CCLR
	9]	RCO

SN54LS592 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

SN54LS593 . . . J OR W PACKAGE SN74LS593 . . . DW OR N PACKAGE (TOP VIFW)

IUP	VIEWI

C/QC 3 18 6 D/QD 4 17 RCKEN E/QE 5 16 RCK F/QF 6 15 CCKEN G/QG 7 14 CCKEN H/QH 8 13 CCK CLOAD 9 12 CCCIR GND 10 11 RCO	D/ Q _D E/Q _E F/Q _F G/ Q _G H/ Q _H CLOAD	4 5 6 7 8		RCKEN RCK CCKEN CCKEN CCK
---	--	-----------------------	--	---------------------------------------


SN54LS593 . . . FK PACKAGE (TOP VIEW)




PRODUCTION DATA documents contain information current as of publication data. Products conferm to specifications per the terms of Texas Instruments standard warranty. Production processing does nat necessarily include testing of all parameters.



schematics of inputs and outputs




logic symbols t



 † These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.




SN54LS592, SN74LS592 8-BIT BINARY COUNTERS WITH INPUT REGISTERS




-_



SN54LS593, SN74LS593 **8-BIT BINARY COUNTERS WITH INPUT REGISTERS**







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage (excluding I/O ports)	7V
Off-state output voltage (including I/O ports)	5.5 V
Operating free-air temperature range: SN54LS592, SN54LS593	– 55°C to 125°C
SN74LS592, SN74LS593	0°C to 70°C
Storage temperature range	-65° C to 150° C

 $^\circ$ NOTE 1: Voltage values are with respect to the network ground terminal.

recommended operating conditions

			· · · ·	SN54LS	'		SN74LS		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
lau	High-level output current	RCO	1		- 1			- 1	
юн		Q'LS593 only			- 1			- 2.6	mΑ
101	Low-level output current	RCO			8			16	
'UL		Q 'LS593 only			12			24	mΑ
fcck	Counter clock frequency		0		20	0		20	MHz
t _w (CCK)	Duration of counter clock p	ulse	25			25			ns
tw (CCLR)	Duration of counter clear pu	Jise	20			20			ns
tw (RCK)	Duration of register clock p	lise	20			20			ns
tw (CLOAD	Duration of counter load pu	lse	40		• •	40			ns
t _{su}	Register enable setup time	RCKEN low to RCK 1, 'LS593	20			20		-	ns
	Counter enable setup time	CCKEN low, 'LS592	30			30			
tsu	before CCK t	CCKEN low or CCKEN high, 'LS593	30			30			ns
		CCLR inactive before CCK t	20			20			
^t su	Setup time	CLOAD inactive before CCK 1	20			20			
-su		RCK t before CLOAD t (see Note 2)	30	30 30		30			ns
		Data A thru H before RCK †	20			20			
th	Hold time	Data A thru H after RCK †	0			0			
····	· · · · · · · · · · · · · · · · · · ·	All others	0			0			ńs
TA	Operating free-air temperatu	re	- 55		125	0		70	°c

NOTE 2: This time insures the data saved by RCK 1 will also be loaded into the counter.



				S	N54LS'		SN74LS'			
	PARAMETER	TEST CONDITI	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT	
Viĸ		$V_{CC} = MIN$, $I_{I} = -18 \text{ m/s}$	4			- 1.5			- 1.5	V
	11 6503 0	$V_{CC} = MIN, V_{IH} = 2 V,$	I _{OH} = -1 mA	2.4	3.2					
∨он	'LS593 Q		I _{OH} = -2.6 mA				2.4	3.1		V
	RCO	V _{IL} = MAX	$I_{OH} = -1 \text{ mA}$	2.4	3.2		2.4	3.2		
	'LS593 Q		loL = 12 mA		0.25	0.4		0.25	0.4	
VOL		V_{CC} - MIN, V_{IH} = 2 V,	l _{OL} = 24 mA					0.35	0.5	v
10L		V _{IL} = MAX	loL = 8 mA		0.25	0.4		0.25	0.4	-
			IOL = 16 mA					0.35	0.5	
lozн	'LS593 Q	$V_{CC} = MAX, V_{IH} = 2 V,$ $V_{O} = 2.7 V$	VIL ≖ MAX,			20			20	μA
^I OZL	'L\$593 Q	$V_{CC} = MAX, V_{IH} = 2 V,$ $V_{O} = 0.4 V$	V _{IL} = MAX,			-0.4			-0.4	mA
,	'LS593 Q		V _I = 5.5 V	1		0.1			0.1	mА
4	Others	V _{CC} - MAX	V ₁ = 7 V			0.1		0.1		
¦ін		$V_{CC} = MAX, V_1 = 2.7 V$				20			20	μA
	ССК					- 0.8			-0.8	
	RCK 'LS592					-0.2			- 0.2	
ΙL	1LS593	$V_{CC} = MAX$, $V_{I} = 0.4 V$				-0.8			- 0.8	mA
	A thru H								-0.4	
	Others					-0.2			-0.2	
los [§]	'L\$593 Q	$V_{CC} = MAX, V_{O} = 0 V$		- 30		- 130	- 30		- 130	mA
.03	RCO		• - •	- 20		- 100	- 20		- 100	
	'LS592 [/] ССН				40	60 60		40	60	
	ICCL	$V_{CC} = MAX,$						40	60	-
lcc	Іссн	All possible inputs grounded,	<u> </u>	47	70		47	70		
	'LS593 1 _{CCL}	All outputs open		53	80		53	80		
	l lccz				57	85	<u> </u>	57	85	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

٦.

Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.



	FROM	то				LS592			'LS593		דואט
PARAMETER	(INPUT)	(OUTPUT)	TEST COND	TIONS	MIN	TYP	MAX	MIN	түр	MAX	UNT
fmax	сск	RCO	$B_L = 1 k\Omega$,	C լ_ = 30 pF	20	35		20	35		MHz
^t PLH	CCK1	Q							14	21	ПS
^t PHL	CCK1	Q	RL = 667 Ω,						26	39	ns
τρΓΗ	CLOAD +	Q							34	51	ns
tPHL.	CLOAD +	Q		CL = 45 pF					28	42	ns
tPHL	CCLR +	a							25	38	ns
^t PZH	Gt	Q							31	47	ns
TPZL	Gt	Q							27	40	កទ
^t PZH	G↓	Q							29	45	ns
tPZL	Gi	۵							31	47	ns
tPHZ	G↓	a	·	С <mark>_</mark> = 5 рF	1				33	50	ns
^t PLZ	Gł	٥							35	52	ns
^t PHZ	<u>G</u> t	٩	RL=00/12,						26	39	ns
^t PLZ	Ğt	<u>a</u>							28	42	ns
^t PLH	CCK t	RCO				15	23		14	21	ns
tPHL	CCKT	RCO				20	30		20	30	ns
^t PLH	CLOAD +	RC0	RL=1kΩ,	C _L = 30 pF		31	47		31	47	ns
^t PHL	CLOAD 4	RCO				27	41		27	41	ns
t₽LH	CCLR +	RCO				30	45		30	45	ns
^t ₽LH	RCK 1	нсо	$R_{L} = 1 k\Omega;$	CL = 30 pF		35	53		42	63	ns
tphl.	RCK †	RCO	CLOAD = L			30	45		33	50	ns

switching characteristics, V_{CC} = 5 V, T_A = 25 $^{\circ}$ C, (see note 3)

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.





28-Nov-2015

PACKAGING INFORMATION

Orderable Device		Package Type		Pins	-		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-87621012A	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 87621012A SNJ54LS 592FK	
5962-8762101EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8762101EA SNJ54LS592J	Sample
5962-8762101EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8762101EA SNJ54LS592J	Samples
5962-8762101FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8762101FA SNJ54LS592W	Sample
5962-8762101FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8762101FA SNJ54LS592W	Samples
SN54LS592J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS592J	Samples
SN54LS592J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS592J	Samples
SN54LS593J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS593J	Samples
SN54LS593J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS593J	Samples
SN74LS592D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS592	Samples
SN74LS592D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS592	Samples
SN74LS592DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS592	Samples
SN74LS592DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS592	Samples
SN74LS592DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS592	Sample
SN74LS592DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS592	Sample
SN74LS592DR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	0 to 70	LS592	
SN74LS592DR	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	0 to 70	LS592	
SN74LS592DRE4	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	0 to 70		



PACKAGE OPTION ADDENDUM

28-Nov-2015

Orderable Device		Package Type	-	Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LS592DRE4	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	0 to 70		
SN74LS592DRG4	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	0 to 70		
SN74LS592DRG4	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	0 to 70		
SN74LS592N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS592N	Sample
SN74LS592N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS592N	Sample
SN74LS592N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		
SN74LS592N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		
SN74LS592NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS592	Sampl
SN74LS592NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS592	Sampl
SN74LS593DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS593	Sampl
SN74LS593DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS593	Sampl
SN74LS593DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS593	Sampl
SN74LS593DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS593	Samp
SN74LS593N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS593N	Samp
SN74LS593N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS593N	Samp
SN74LS593N3	OBSOLETE	PDIP	Ν	20		TBD	Call TI	Call TI	0 to 70		
SN74LS593N3	OBSOLETE	PDIP	Ν	20		TBD	Call TI	Call TI	0 to 70		
SNJ54LS592FK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 87621012A SNJ54LS 592FK	
SNJ54LS592FK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 87621012A SNJ54LS 592FK	



28-Nov-2015

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SNJ54LS592J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8762101EA SNJ54LS592J	Samples
SNJ54LS592J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8762101EA SNJ54LS592J	Samples
SNJ54LS592W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8762101FA SNJ54LS592W	Samples
SNJ54LS592W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8762101FA SNJ54LS592W	Samples
SNJ54LS593FK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 593FK	
SNJ54LS593FK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 593FK	
SNJ54LS593J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS593J	Samples
SNJ54LS593J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS593J	Samples
SNJ54LS593W	OBSOLET	E		20		TBD	Call TI	Call TI	-55 to 125		
SNJ54LS593W	OBSOLET	E		20		TBD	Call TI	Call TI	-55 to 125		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

PACKAGE OPTION ADDENDUM

28-Nov-2015

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS592, SN54LS593, SN74LS592, SN74LS593 :

- Catalog: SN74LS592, SN74LS593
- Military: SN54LS592, SN54LS593

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


PACKAGE MATERIALS INFORMATION


www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS


TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS592NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LS593DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Aug-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS592NSR	SO	NS	16	2000	367.0	367.0	38.0
SN74LS593DWR	SOIC	DW	20	2000	367.0	367.0	45.0

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP2-F16



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated