mitsubishi microcomputers 7542 Group



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 7542 Group is the 8-bit microcomputer based on the 740 family core technology.

The 7542 Group has a serial I/O, 8-bit timers, a 16-bit timer, and an A-D converter, and is useful for control of home electric appliances and office automation equipment.

FEATURES

•	Basic machine-language instructions71
•	The minimum instruction execution time 0.25 µs (Target Spec.)
	(at 8 MHz oscillation frequency, double-speed mode for the
	shortest instruction)
	Memory size ROM
	RAM 384 to 1024 bytes
	Programmable I/O ports
	Interrupts
	Timers
	Output compare
	Input capture
	Serial I/O
	A-D converter
	Clock generating circuit
	(low-power dissipation by a ring oscillator)
	(connected to external ceramic resonator or quartz-crystal
	oscillator permitting RC oscillation)
	Watchdog timer
	Power source voltage
	XIN oscillation frequency at ceramic oscillation, in double-speed mode
	At 8 MHz
	XIN oscillation frequency at ceramic oscillation, in high-speed mode
	At 8 MHz
	At 4 MHz 2.4 to 5.5 V
	At 2 MHz 2.2 to 5.5 V
	XIN oscillation frequency at RC oscillation in high-speed mode or
	middle-speed mode
	At 4 MHz
	At 2 MHz 2.4 to 5.5 V
	At 1 MHz 2.2 to 5.5 V
	Power dissipation
	Operating temperature range
	(–40 to 85 °C for extended operating temperature version)
	(–40 to 125 °C for extended operating temperature 125 °C ver-
	sion (Note))

Note: In this version, the operating temperature range and total time are limited as follows;

55 °C to 85 °C: within total 6000 hours, 85 °C to 125 °C: within total 1000 hours.

APPLICATION

Office automation equipment, factory automation equipment, home electric appliances, consumer electronics, car, etc.








Fig. 1 Pin configuration (32P6U-A type)




Fig. 2 Pin configuration (36P2R-A type)








Fig. 3 Pin configuration (32P4B-A type)




Fig. 4 Pin configuration (42S1M type)





FUNCTIONAL BLOCK




Fig. 5 Functional block diagram (32P6U package)








Fig. 6 Functional block diagram (36P2R package)








Fig. 7 Functional block diagram (32P4B package)





PIN DESCRIPTION

Table 1 Pin description

Pin	Name	Function	Function expect a port function						
Vcc, Vss	Power source	•Apply voltage of 2.2 to 5.5 V to Vcc, and 0 V to Vss.	•						
	(Note 1)								
VREF	Analog refer-	•Reference voltage input pin for A-D converter.							
	ence voltage								
CNVss	CNVss	•Chip operating mode control pin, which is always connected to	Vss.						
RESET	Reset input	•Reset input pin for active "L"							
XIN	Clock input	•Input and output pins for main clock generating circuit.							
		Connect a ceramic resonator or quartz crystal oscillator between	n the XIN and XOUT pins.						
Xout	Clock output	•For using RC oscillator, short between the XIN and XOUT pins, and	connect the capacitor and resistor.						
7,001	Clock output	•If an external clock is used, connect the clock source to the XIN	pin and leave the XOUT pin open.						
		•When the ring oscillator is selected as the main clock, connect XI	N pin to VCC and leave XOUT open.						
P00(LED00)/CAP0	I/O port P0	•8-bit I/O port.	Capture function pin Key-input						
P01(LED ₀₁)/CMP ₀		•I/O direction register allows each pin to be individually pro-	Compare function pin (key-on)						
P02(LED02)/CMP1		grammed as either input or output.	wake up						
P03(LED03)/TXOUT		•CMOS compatible input level	Timer X function pin interrupt						
P04(LED04)/RxD2		CMOS 3-state output structure	Serial I/O2 function pin input) pin						
P05(LED05)/TxD2		•Whether a built-in pull-up resistor is to be used or not can be							
P06(LED06)/SCLK2		determined by program.							
P07(LED ₀₇)/SRDY2		High drive capacity for LED drive port can be selected by program.							
P10/RxD1/CAP0	I/O port P1	•5-bit I/O port	Serial I/O1 function pin						
		•I/O direction register allows each pin to be individually pro-	Capture function pin						
P11/TxD1		grammed as either input or output.	Serial I/O1 function pin						
P12/SCLK1		CMOS compatible input level							
P13/SRDY1		CMOS 3-state output structure							
P14/CNTR0		•CMOS/TTL level can be switched for P10, P12 and P13	Timer X function pin						
P20/AN0-P27/AN7	I/O port P2	•8-bit I/O port having almost the same function as P0	Input pins for A-D converter						
	(Note 2)	CMOS compatible input level							
		CMOS 3-state output structure							
P30(LED10)/CAP1	I/O port P3	•8-bit I/O port	Capture function pin						
P31(LED11)/CMP2	(Note 3)	•I/O direction register allows each pin to be individually pro-	Compare function pin						
P32(LED12)/CMP3		grammed as either input or output.							
P33(LED13)/INT1		•CMOS compatible input level (CMOS/TTL level can be	Interrupt input pin						
P34(LED14)		switched for P36 and P37).							
P35(LED15)		CMOS 3-state output structure							
P36(LED16)/INT1		•Whether a built-in pull-up resistor is to be used or not can be	Interrupt input pin						
P37(LED17)/INT0		determined by program.							
		High drive capacity for LED drive port can be selected by program.							

Notes 1: VCC = 2.4 to 5.5 V for the extended operating temperature version and the extended operating temperature 125 °C version.



^{2:} P26/AN6 and P27/AN7 do not exist for the 32-pin version, so that Port P2 is a 6-bit I/O port.

^{3:} P35 and P36/INT1 do not exist for the 32-pin version, so that Port P3 is a 6-bit I/O port.





GROUP EXPANSION

Mitsubishi plans to expand the 7542 group as follow:

Memory type

Support for Mask ROM version, Flash memory version, and Emulator \mbox{MCU} .

Memory size

Flash memory size	32 K	bytes
Mask ROM size 8 K to	16 K	bytes
RAM size	1024	bytes

Package

32P4B	32-pin plastic molded SDIP
32P6U-A	. 0.8 mm-pitch 32-pin plastic molded LQFP
36P2R-A	. 0.8 mm-pitch 36-pin plastic molded SSOP
42S1M	42-pin shrink ceramic PIGGY BACK




Fig. 8 Memory expansion plan

MITSUBISHI MICROCOMPUTERS

7542 Group



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Currently supported products are listed below.

Table 2 List of supported products

Product	ROM size (bytes)	RAM size	Package	Remarks
	ROM size for User ()	(bytes)	1 donago	remane
M37542M2-XXXSP	8192	384	32P4B	Mask ROM version
M37542M2-XXXFP	(8062)		36P2R-A	Mask ROM version
M37542M2T-XXXFP				Mask ROM version (extended operating temperature version)
M37542M2V-XXXFP				Mask ROM version (extended operating temperature 125 °C version)
M37542M2-XXXGP			32P6U-A	Mask ROM version
M37542M2T-XXXGP				Mask ROM version (extended operating temperature version)
M37542M2V-XXXGP				Mask ROM version (extended operating temperature 125 °C version)
M37542M4-XXXSP	16384	512	32P4B	Mask ROM version
M37542M4-XXXFP	(16254)		36P2R-A	Mask ROM version
M37542M4T-XXXFP				Mask ROM version (extended operating temperature version)
M37542M4V-XXXFP				Mask ROM version (extended operating temperature 125 °C version)
M37542M4-XXXGP			32P6U-A	Mask ROM version
M37542M4T-XXXGP				Mask ROM version (extended operating temperature version)
M37542M4V-XXXGP				Mask ROM version (extended operating temperature 125 °C version)
M37542F8SP	32768	1024	32P4B	Flash memory version
M37542F8FP	(32638)		36P2R-A	Flash memory version
M37542F8TFP				Flash memory version (extended operating temperature version)
M37542F8VFP				Flash memory version (extended operating temperature 125 °C version)
M37542F8GP			32P6U-A	Flash memory version
M37542F8TGP				Flash memory version (extended operating temperature version)
M37542F8VGP				Flash memory version (extended operating temperature 125 °C version)
M37542RSS		1024	42S1M	Emulator MCU





FUNCTIONAL DESCRIPTION

Central Processing Unit (CPU)

The MCU uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine-language instructions or the SERIES 740 <SOFTWARE> USER'S MANUAL for details on each instruction set.

Machine-resident 740 family instructions are as follows:

- 1. The FST and SLW instructions cannot be used.
- 2. The MUL and DIV instructions can be used.
- 3. The WIT instruction can be used.
- 4. The STP instruction can be used.

This instruction cannot be used while CPU operates by a ring oscillator

Accumulator (A)

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

Index register X (X), Index register Y (Y)

Both index register X and index register Y are 8-bit registers. In the index addressing modes, the value of the OPERAND is added to the contents of register X or register Y and specifies the real address.

When the T flag in the processor status register is set to "1", the value contained in index register X becomes the address for the second OPERAND.

Stack pointer (S)

The stack pointer is an 8-bit register used during subroutine calls and interrupts. The stack is used to store the current address data and processor status when branching to subroutines or interrupt routines.

The lower eight bits of the stack address are determined by the contents of the stack pointer. The upper eight bits of the stack address are determined by the Stack Page Selection Bit. If the Stack Page Selection Bit is "0", then the RAM in the zero page is used as the stack area. If the Stack Page Selection Bit is "1", then RAM in page 1 is used as the stack area.

The Stack Page Selection Bit is located in the SFR area in the zero page. Note that the initial value of the Stack Page Selection Bit varies with each microcomputer type. Also some microcomputer types have no Stack Page Selection Bit and the upper eight bits of the stack address are fixed. The operations of pushing register contents onto the stack and popping them from the stack are shown in Fig. 9.

Program counter (PC)

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.




Fig. 9 740 Family CPU register structure








Fig. 10 Register push and pop at interrupt generation and subroutine call

Table 3 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP



Processor status register (PS)

The processor status register is an 8-bit register consisting of flags which indicate the status of the processor after an arithmetic operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

After reset, the Interrupt disable (I) flag is set to "1", but all other flags are undefined. Since the Index X mode (T) and Decimal mode (D) flags directly affect arithmetic operations, they should be initialized in the beginning of a program.

(1) Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

(2) Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

(3) Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction. Interrupts are disabled when the I flag is "1"

When an interrupt occurs, this flag is automatically set to "1" to prevent other interrupts from interfering until the current interrupt is serviced.

(4) Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1".

Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

(5) Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1". The saved processor status is the only place where the break flag is ever set.

(6) Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory, e.g. the results of an operation between two memory locations is stored in the accumulator. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations, i.e. between memory and memory, memory and I/O, and I/O and I/O. In this case, the result of an arithmetic operation performed on data in memory location 1 and memory location 2 is stored in memory location 1. The address of memory location 1 is specified by index register X, and the address of memory location 2 is specified by normal addressing modes.

(7) Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

(8) Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 4 Set and clear instructions of each bit of processor status register

			-					
	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	-	SEI	SED	_	SET	_	_
Clear instruction	CLC	_	CLI	CLD	_	CLT	CLV	_





[CPU mode register] CPUM

The CPU mode register contains the stack page selection bit, etc.. This register is allocated at address 003B16.

Switching method of CPU mode register

Switch the CPU mode register (CPUM) at the head of program after releasing Reset in the following method.




Fig. 11 Structure of CPU mode register




Fig. 12 Switching method of CPU mode register





Memory

Special function register (SFR) area

The SFR area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for a stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is a user area for storing programs.

Interrupt vector area

The interrupt vector area contains reset and interrupt vectors.

Zero page

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special page

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 13 Memory map diagram





000016	Port P0 (P0)	002016	Capture mode register (CAPM)
000116	Port P0 direction register (P0D)	002116	Compare output mode register (CMOM)
000216	Port P1 (P1)	002216	Capture/compare status register (CCSR)
000316	Port P1 direction register (P1D)	002316	Compare interrupt source set register (CISR)
000416	Port P2 (P2)	002416	Timer A (low-order) (TAL)
000516	Port P2 direction register (P2D)	002516	Timer A (high-order) (TAH)
000616	Port P3 (P3)	002616	Timer B (low-order) (TBL)
000716	Port P3 direction register (P3D)	002716	Timer B (high-order) (TBH)
000816	Reserved	002816	Prescaler 1 (PRE1)
000916	Reserved	002916	Timer 1 (T1)
000A16	Interrupt source set register (INTSET)	002A ₁₆	Timer count source set register (TCSS)
000B16	Interrupt source discrimination register (INTDIS)	002B ₁₆	Timer X mode register (TXM)
000C16	Capture register 0 (low-order) (CAP0L)	002C16	Prescaler X (PREX)
000D16	Capture register 0 (high-order) (CAP0H)	002D16	Timer X (TX)
000E16	Capture register 1 (low-order) (CAP1L)	002E16	Transmit 2 / Receive 2 buffer register (TB2/RB2)
000F16	Capture register 1 (high-order) (CAP1H)	002F16	Serial I/O2 status register (SIO2STS)
001016	Compare register (low-order) (CMPL)	003016	Serial I/O2 control register (SIO2CON)
001116	Compare register (high-order) (CMPH)	003116	UART2 control register (UART2CON)
001216	Capture/compare register R/W pointer (CCRP)	003216	Baud rate generator 2 (BRG2)
001316	Capture software trigger register (CSTR)	003316	Reserved
001416	Compare register re-load register (CMPR)	003416	A-D control register (ADCON)
001516	Port P0P3 drive capacity control register (DCCR)	003516	A-D conversion register (low-order) (ADL)
001616	Pull-up control register (PULL)	003616	A-D conversion register (high-order) (ADH)
001716	Port P1P3 control register (P1P3C)	003716	Ring oscillation division ratio selection register (RODR)
001816	Transmit 1 /Receive 1 buffer register (TB1/RB1)	003816	MISRG
001916	Serial I/O1 status register (SIO1STS)	003916	Watchdog timer control register (WDTCON)
001A16	Serial I/O1 control register (SIO1CON)	003A16	Interrupt edge selection register (INTEDGE)
001B ₁₆	UART1 control register (UART1CON)	003B ₁₆	CPU mode register (CPUM)
001C ₁₆	Baud rate generator 1 (BRG1)	003C16	Interrupt request register 1 (IREQ1)
001D16	Timer A, B mode register (TABM)	003D16	Interrupt request register 2 (IREQ2)
001E ₁₆	Capture/compare port register (CCPR)	003E ₁₆	Interrupt control register 1 (ICON1)
001F ₁₆	Timer source selection register (TMSR)	003F ₁₆	Interrupt control register 2 (ICON2)

Fig. 14 Memory map of special function register (SFR)



I/O Ports

[Direction registers] PiD

The I/O ports have direction registers which determine the input/output direction of each pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input or output. When "1" is set to the bit corresponding to a pin, this pin becomes an output port. When "0" is set to the bit, the pin becomes an input port.

When data is read from a pin set to output, not the value of the pin itself but the value of port latch is read. Pins set to input are floating, and permit reading pin values.

If a pin set to input is written to, only the port latch is written to and the pin remains floating.

Note: P26/AN6, P27/AN7, P35 and P36 do not exist for the 32-pin version. Accordingly, the following settings are required;

- Select P33 for the INT1 function.
- Set direction registers of ports P26 and P27 to output.
- Set direction registers of ports P35 and P36 to output.

[Port P0P3 drive capacity control register] DCCR

By setting the Port P0P3 drive capacity control register (address 001516), the drive capacity of the N-channel output transistor for the port P0 and port P3 can be selected.

[Pull-up control register] PULL

By setting the pull-up control register (address 001616), ports P0 and P3 can exert pull-up control by program. However, pins set to output are disconnected from this control and cannot exert pull-up control.

[Port P1P3 control register] P1P3C

By setting the port P1P3 control register (address 001716), a CMOS input level or a TTL input level can be selected for ports P10, P12, P13, P36, and P37 by program.




Fig. 15 Structure of port P0P3 drive capacity control register




Fig. 16 Structure of pull-up control register




Fig. 17 Structure of port P1P3 control register







Pin	Name	I/O format	Non-port function	SFRs related each pin	Diagram
			·	·	No.
P00(LED00)/CAP0	I/O port P0	•CMOS compatible	Capture function input	Capture/Compare port register	(1)
		input level (Note 1)	Key input interrupt	Interrupt edge selection register	
		•CMOS 3-state output		Pull-up control register	
				Port P0P3 drive capacity control register	
P01(LED01)/CMP0	1		Compare function output	Capture/Compare port register	(2)
P02(LED02)/CMP1			Key input interrupt	Pull-up control register	
				Port P0P3 drive capacity control register	
P03(LED ₀₃)/TX _{OUT}			Timer X function output	Timer X mode register	(3)
			Key input interrupt	Pull-up control register	
				Port P0P3 drive capacity control register	
P04(LED04)/RxD2			Serial I/O2 function input/output	Serial I/O2 control register	(4)
			Key input interrupt	Interrupt edge selection register	
				Pull-up control register	
				Port P0P3 drive capacity control register	
P05(LED05)/TxD2	1			Serial I/O2 control register	(5)
				Pull-up control register	
				Port P0P3 drive capacity control register	
P06(LED06)/SCLK2				Serial I/O2 control register	(6)
				Interrupt edge selection register	
				Pull-up control register	
				Port P0P3 drive capacity control register	
P07(LED07)/SRDY2	1			Serial I/O2 control register	(7)
				Pull-up control register	
				Port P0P3 drive capacity control register	
P10/RxD1/CAP0	I/O port P1		Serial I/O1 function input	Serial I/O1 control register	(8)
			Capture function input	Capture/Compare port register	
				Port P1P3 control register	
P11/TxD1	1		Serial I/O1 function input/output	Serial I/O1 control register	(9)
P12/SCLK1				Serial I/O1 control register	(10)
				Port P1P3 control register	
P13/SRDY1	1			Serial I/O1 control register	(11)
				Port P1P3 control register	
P14/CNTR0	1		Timer X function input/output	Timer X mode register	(12)
			External interrupt input		
P20/AN0-P27/AN7	I/O port P2 (Note 2)		A-D conversion input	A-D control register	(13)
P30(LED10)/CAP1	I/O port P3		Capture function input	Capture/Compare port register	(14)
	(Note 3)			Pull-up control register	
				Port P0P3 drive capacity control register	
P31(LED11)/CMP2	1		Compare function output	Capture/Compare port register	(15)
P32(LED12)/CMP3				Pull-up control register	
				Port P0P3 drive capacity control register	
P33(LED13)/INT1	1		External interrupt input	Interrupt edge selection register	(16)
				Pull-up control register	
				Port P0P3 drive capacity control register	
P34(LED14)	1			Pull-up control register	(17)
P35(LED15)				Port P0P3 drive capacity control register	
P36(LED16)/INT1	1		External interrupt input	Interrupt edge selection register	(18)
P37(LED17)/INT0				Pull-up control register	(19)
,				Port P0P3 drive capacity control register	
				Port P1P3 control register	

Notes 1: Ports P10, P12, P13, P36, and P37 are CMOS/TTL level.
2: P26/AN6 and P27/AN7 do not exist for the 32-pin version.

^{3:} P35 and P36/INT1 do not exist for the 32-pin version.








Fig. 18 Block diagram of ports (1)








Fig. 19 Block diagram of ports (2)








Fig. 20 Block diagram of ports (3)







Interrupts

Interrupts occur by 18 different sources: 6 external sources, 11 internal sources and 1 software source.

Interrupt control

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit, and they are controlled by the interrupt disable flag. When the interrupt enable bit and the interrupt request bit are set to "1" and the interrupt disable flag is set to "0", an interrupt is accepted.

The interrupt request bit can be cleared by program but not be set. The interrupt enable bit can be set and cleared by program.

The reset and BRK instruction interrupt can never be disabled with any flag or bit. All interrupts except these are disabled when the interrupt disable flag is set.

When several interrupts occur at the same time, the interrupts are received according to priority.

Interrupt operation

Upon acceptance of an interrupt the following operations are automatically performed:

- 1. The processing being executed is stopped.
- The contents of the program counter and processor status register are automatically pushed onto the stack.
- The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
- Concurrently with the push operation, the interrupt destination address is read from the vector table into the program counter.

[Interrupt source set register] INTSET

When two interrupt sources are assigned to the same interrupt vector, the valid/invalid of each interrupt is set by this register. When both two interrupt sources are set to be valid, which interrupt request occurs is confirmed by the next interrupt source discrimination bit.

[Interrupt source discrimination register] INTDIS

When two interrupt sources are assigned to the same interrupt vector, which interrupt source occurs is confirmed by this register. If an interrupt request of a key-on wakeup, UART1 bus collision detection, A-D conversion or timer 1 occurs, an interrupt discrimination bit is set to "1" regardless of valid/invalid state by the interrupt source set register.

However, when the interrupt valid bit of an interrupt source set register is "0" (invalid), the interrupt request bit of an interrupt control register is not set to "1."

Moreover, since an interrupt discrimination bit is not automatically cleared to "0" by interrupt, please clear it by program.

An interrupt discrimination bit can be cleared to "0" by program but not be set to "1."

[Interrupt edge selection register] INTEDGE

The valid edge of external interrupt INTo and INT1 can be selected by the interrupt edge selection bit, respectively.

For the external interrupt INT1, the external input pin P33/INT1 or P36/INT1 can be selected by the INT1 input port selection bit.

However, since there is no P36/INT1 pin in the 32-pin version, select P33/INT1 pin. By the key-on wakeup selection bit, enable/ disable of a key-on wakeup of P00, P04, and P06 pins can be selected, respectively.

■ Notes on use

(1) When setting the followings, the interrupt request bit may be set to "1".

•When setting external interrupt active edge

Related register:

Interrupt edge selection register (address 003A16)

Timer X mode register (address 002B16)

Capture mode register (address 002016)

When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.

- ① Set the corresponding interrupt enable bit to "0" (disabled).
- ② Set the interrupt edge select bit (active edge switch bit, trigger mode bit).
- ③ Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- ④ Set the corresponding interrupt enable bit to "1" (enabled).
- (2) Use a LDM instruction to clear an interrupt discrimination bit. LDM #\$0n, \$0Bn

Set the following values to "n"

"0": an interrupt discrimination bit to clear

"1": other interrupt discrimination bits

Ex.) When a key-on wakeup interrupt discrimination bit is cleared;

LDM #00001110B and \$0B.







Table 6 Interrupt vector address and priority

Interrupt source	Priority	Vector addres	sses (Note 1)	Interrupt request generating conditions	Remarks	
interrupt source		High-order	Low-order	interrupt request generating conditions		
Reset (Note 2)	1	FFFD16	FFFC16	At reset input	Non-maskable	
Serial I/O1 receive	2	FFFB16	FFFA16	At completion of serial I/O1 data receive	Valid only when serial I/O1 is selected	
Serial I/O1 transmit	3	FFF916	FFF816	At completion of serial I/O1 transmit shift	Valid only when serial I/O1 is selected	
				or when transmit buffer is empty		
Serial I/O2 receive	4	FFF716	FFF616	At completion of serial I/O2 data receive	Valid only when serial I/O2 is selected	
Serial I/O2 transmit	5	FFF516	FFF416	At completion of serial I/O2 transmit shift	Valid only when serial I/O2 is selected	
				or when transmit buffer is empty		
INT ₀	6	FFF316	FFF216	At detection of either rising or falling edge	External interrupt	
				of INTo input	(active edge selectable)	
INT ₁	7	FFF116	FFF016	At detection of either rising or falling edge	External interrupt	
				of INT1 input	(active edge selectable)	
Key-on wake-up/	8	FFEF16	FFEE16	At falling of conjunction of input logical	External interrupt (valid at falling, when	
UART1 bus				level for port P0 (at input)	key-on wakeup interrupt is enabled)	
collision detection				At detection of UART1 bus collision	When UART1 bus collision detection	
(Note 3)				detection	interrupt is enabled.	
CNTR ₀	9	FFED16	FFEC16	At detection of either rising or falling edge	External interrupt	
				of CNTR ₀ input	(active edge selectable)	
Capture 0	10	FFEB16	FFEA ₁₆	At detection of either rising or falling edge	External interrupt	
				of Capture 0 input	(active edge selectable)	
Capture 1	11	FFE916	FFE816	At detection of either rising or falling edge	External interrupt	
				of Capture 1 input	(active edge selectable)	
Compare	12	FFE716	FFE616	At compare matched	Compare interrupt source is selected.	
Timer X	13	FFE516	FFE416	At timer X underflow		
Timer A	14	FFE316	FFE216	At timer A underflow		
Timer B	15	FFE116	FFE016	At timer B underflow		
A-D conversion/	16	FFDF16	FFDE16	At completion of A-D conversion	When A-D conversion interrupt is enabled.	
Timer 1				At timer 1 underflow	STP release timer underflow	
(Note 4)					(When Timer 1 interrupt is enabled)	
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt	

Note 1: Vector addressed contain internal jump destination addresses.



^{2:} Reset function in the same way as an interrupt with the highest priority.

^{3:} Key-on wakeup interrupt and UART1 bus collision detection interrupt can be enabled by setting of interrupt source set register. The occurrence of these interrupts are discriminated by interrupt source discrimination register.

^{4:} A-D conversion interrupt and Timer 1 interrupt can be enabled by setting of interrupt source set register. The occurrence of these interrupts are discriminated by interrupt source discrimination register.







Fig. 21 Interrupt control








Fig. 22 Structure of Interrupt-related registers





Key Input Interrupt (Key-On Wake-Up)

ports P00 to P03 as input ports.

A key-on wake-up interrupt request is generated by applying "L" level to any pin of port P0 that has been set to input mode. In other words, it is generated when the AND of input level goes from "1" to "0". An example of using a key input interrupt is shown in Figure 21, where an interrupt request is generated by pressing one of the keys provided as an active-low key matrix which uses




Fig. 23 Connection example when using key input interrupt and port P0 block diagram



7542 Group



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Timers

The 7542 Group has 4 timers: timer 1, timer X, timer A and timer ${\bf B}$

The division ratio of every timer and prescaler is 1/(n+1) provided that the value of the timer latch or prescaler is n.

All the timers are down count timers. When a timer reaches "0", an underflow occurs at the next count pulse, and the corresponding timer latch is reloaded into the timer. When a timer underflows, the interrupt request bit corresponding to each timer is set to "1".

• Frequency divider for timer

According to the clock division selection bits (b7 and b6) of CPU mode register (003B16), the count source of frequency divider is set as follows;

b7b6 = "00"(high-speed), "01"(middle-speed), "11"(double-speed): XIN b7b6 = "10"(Ring oscillator): Ring oscillator

Timer 1

Timer 1 is an 8-bit timer and counts the prescaler output.

When Timer 1 underflows, the timer 1 interrupt request bit is set to "1".

Prescaler 1 is an 8-bit prescaler and counts the signal which is the oscillation frequency divided by 16.

Prescaler 1 and Timer 1 have the prescaler 1 latch and the timer 1 latch to retain the reload value, respectively. The value of prescaler 1 latch is set to Prescaler 1 when Prescaler 1 underflows. The value of timer 1 latch is set to Timer 1 when Timer 1 underflows.

When writing to Prescaler 1 (PRE1) is executed, the value is written to both the prescaler 1 latch and Prescaler 1.

When writing to Timer 1 (T1) is executed, the value is written to both the timer 1 latch and Timer 1.

When reading from Prescaler 1 (PRE1) and Timer 1 (T1) is executed, each count value is read out.

Timer 1 always operates in the timer mode.

Prescaler 1 counts the signal which is the oscillation frequency divided by 16. Each time the count clock is input, the contents of Prescaler 1 is decremented by 1. When the contents of Prescaler 1 reach "0016", an underflow occurs at the next count clock, and the prescaler 1 latch is reloaded into Prescaler 1 and count continues. The division ratio of Prescaler 1 is 1/(n+1) provided that the value of Prescaler 1 is n.

The contents of Timer 1 is decremented by 1 each time the underflow signal of Prescaler 1 is input. When the contents of Timer 1 reach "0016", an underflow occurs at the next count clock, and the timer 1 latch is reloaded into Timer 1 and count continues. The division ratio of Timer 1 is 1/(m+1) provided that the value of Timer 1 is 1/((n+1)X(m+1)) provided that the value of Prescaler 1 is n and the value of Timer 1 is m.

Timer 1 cannot stop counting by software.

●Timer X

Timer X is an 8-bit timer and counts the prescaler X output.

When Timer X underflows, the timer X interrupt request bit is set to "1"

Prescaler X is an 8-bit prescaler and counts the signal selected by the timer X count source selection bit.

Prescaler X and Timer X have the prescaler X latch and the timer X latch to retain the reload value, respectively. The value of prescaler X latch is set to Prescaler X when Prescaler X underflows. The value of timer X latch is set to Timer X when Timer X underflows.

When writing to Prescaler X (PREX) is executed, the value is written to both the prescaler X latch and Prescaler X.

When writing to Timer X (TX) is executed, the value is written to both the timer X latch and Timer X.

When reading from Prescaler X (PREX) and Timer X (TX) is executed, each count value is read out.

Timer X can can be selected in one of 4 operating modes by setting the timer X operating mode bits of the timer X mode register.

(1) Timer mode

Prescaler X counts the count source selected by the timer X count source selection bits. Each time the count clock is input, the contents of Prescaler X is decremented by 1. When the contents of Prescaler X reach "0016", an underflow occurs at the next count clock, and the prescaler X latch is reloaded into Prescaler X and count continues. The division ratio of Prescaler X is 1/(n+1) provided that the value of Prescaler X is n.

The contents of Timer X is decremented by 1 each time the underflow signal of Prescaler X is input. When the contents of Timer X reach "0016", an underflow occurs at the next count clock, and the timer X latch is reloaded into Timer X and count continues. The division ratio of Timer X is 1/(m+1) provided that the value of Timer X is m. Accordingly, the division ratio of Prescaler X and Timer X is 1/((n+1)X(m+1)) provided that the value of Prescaler X is n and the value of Timer X is m.

(2) Pulse output mode

In the pulse output mode, the waveform whose polarity is inverted each time timer X underflows is output from the CNTRo pin.

The output level of CNTR0 pin can be selected by the CNTR0 active edge switch bit. When the CNTR0 active edge switch bit is "0", the output of CNTR0 pin is started at "H" level. When this bit is "1", the output is started at "L" level.

Also, the inverted waveform of pulse output from CNTR0 pin can be output from TXOUT pin by setting "1" to the P03/TXOUT output valid bit

When using a timer in this mode, set the port P14 and P03 direction registers to output mode.

(3) Event counter mode

The timer A counts signals input from the P14/CNTR0 pin.

Except for this, the operation in event counter mode is the same as in timer mode.

The active edge of CNTR0 pin input signal can be selected from rising or falling by the CNTR0 active edge switch bit .





(4) Pulse width measurement mode

In the pulse width measurement mode, the pulse width of the signal input to P14/CNTRo pin is measured.

The operation of Timer X can be controlled by the level of the signal input from the CNTRo pin.

When the CNTRo active edge switch bit is "0", the signal selected by the timer X count source selection bit is counted while the input signal level of CNTRo pin is "H". The count is stopped while the pin is "L". Also, when the CNTRo active edge switch bit is "1", the signal selected by the timer X count source selection bit is counted while the input signal level of CNTRo pin is "L". The count is stopped while the pin is "H".

Timer X can stop counting by setting "1" to the timer X count stop bit in any mode.

Also, when Timer X underflows, the timer X interrupt request bit is set to "1".

Note on Timer X is described below;

■ Note on Timer X

(1) CNTRo interrupt active edge selection-1

CNTRo interrupt active edge depends on the CNTRo active edge switch bit.

When this bit is "0", the CNTR0 interrupt request bit is set to "1" at the falling edge of CNTR0 pin input signal. When this bit is "1", the CNTR0 interrupt request bit is set to "1" at the rising edge of CNTR0 pin input signal.

(2) CNTR₀ interrupt active edge selection-2

According to the setting value of CNTRo active edge switch bit, the interrupt request bit may be set to "1".

When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.

- ① Set the corresponding interrupt enable bit to "0" (disabled).
- ② Set the active edge switch bit.
- ③ Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- Set the corresponding interrupt enable bit to "1" (enabled).




Fig. 24 Structure of timer X mode register




Fig. 25 Timer count source set register






Fig. 26 Block diagram of timer 1 and timer X

7542 Group



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

●Timer A,B

Timer A and Timer B are 16-bit timers and counts the signal which is the oscillation frequency selected by setting of the timer count source set register (TCSS). Timer A and Timer B have the same function except of the count source clock selection.

The count source clock of Timer A is selected from among 1/2,1/16, 1/32, 1/64, 1/128, 1/256 of f(XIN) clock and ring oscillator clock

The count source clock of Timer B is selected from among 1/2, 1/16, 1/32, 1/64, 1/128, 1/256 of f(XIN) clock and Timer A underflow.

Timer A (B) consists of the low-order of Timer A: TAL (Timer B: TBL) and the high-order of Timer A: TAH (Timer B: TBH). Timer A (B) is decremented by 1 when each time of the count clock is input. When the contents of Timer A (B) reach "000016", an underflow occurs at the next count clock, and the timer latch is reloaded into timer. When Timer A (B) underflows, the Timer A (B) interrupt request bit is set to "1".

Timer A (B) has the Timer A (B) latch to retain the load value. The value of timer A (B) latch is set to Timer A (B) at the timing of Timer A (B) underflow. The division ratio of Timer A (B) is 1/(n+1) provided that the value of Timer A (B) is n.

When writing to both the low-order of Timer A (B) and the high order of Timer A (B) is executed, writing to "latch only" or "latch and timer" can be selected by the setting value of the timer A (B) write control bit.

When reading from Timer A (B) register is executed, the count value of Timer A (B) is read out.

Be sure to write to/read out the low-order of Timer A (B) and the high-order of Timer A (B) in the following order;

Read

Read the high-order of Timer A (B) first, and the low-order of Timer A (B) next and be sure to read both high-order and low-order.

• Write

Write to the low-order of Timer A (B) first, and the high-order of Timer A (B) next and be sure to write both low-order and high order.

Timer A and Timer B can be used for the timing timer of Input capture and Output compare function.

■ Notes on Timer A, B

(1) Setting of timer value

When "1: Write to only latch" is set to the timer A (B) write control bit, written data to timer register is set to only latch even if timer is stopped. Accordingly, in order to set the initial value for timer when it is stopped, set "0: Write to latch and timer simultaneously" to timer A (B) write control bit.

(2) Read/write of timer A

Stop timer A to read/write its data when the system is in the following state:

- CPU operation clock source: XIN oscillation
- Timer A count source: Ring oscillator output
- (3) Read/write of timer B

Stop timer B to read/write its data when the system is in the following state;

- CPU operation clock source: XIN oscillation
- Timer B count source: Timer A underflow
- Timer A count source: Ring oscillator output






Fig. 27 Structure of timer A, B mode register




Fig. 28 Timer count source set register




Fig. 29 Block diagram of timer A and timer B





Output compare

7542 group has 4-output compare channels. Each channel (0 to 3) has the same function and can be used to output waveform by using count value of either Timer A or Timer B.

The source timer for each channel is selected by setting value of the compare x (x = 0, 1, 2, 3) timer source bit. Timer A and Timer B can be selected for the source timer to each channel, respectively.

To use each compare channel, set "1" to the compare x output port bit and set the port direction register corresponding to compare channel to output mode.

The compare value for each channel is set to the compare register (low-order) and compare register (high-order).

Writing to the register for each channel is controlled by setting value of compare register write pointer. Writing to each register is in the following order;

- Set the value of corresponded output compare channel to the compare register write pointer.
- Write a value to the compare register (low-order) and compare register (high-order).
- 3.Set "1" to the compare latch y (y = 00, 01, 10, 11, 20, 21, 30, 31) re-load bit.

When "1" is set to the compare latch y re-load bit, the value set to the compare register is loaded to compare latch when the next timer underflow.

When count value of timer and setting value of compare latch is matched, compare output trigger occurs.

When "1: Enabled" is set to the compare trigger x enable bit, the output waveform from port is inverted by compare trigger.

When "0: Disabled" is set to the compare trigger x enable bit, the output waveform is not inverted, so port output can be fixed to "H" or "L".

When "0: Positive" is set to the compare x output level latch, the compare output waveform is turned to "H level" at compare latch x0's match and turned to "L level" at compare latch x1's match.

When "1 :Negative" is set to the compare x output level latch, the compare output waveform is turned to "L level" at compare latch x0's match and turned to "H level" at compare latch x1's match.

The compare output level of each channel can be confirmed by reading the compare x output status bit.

Compare output interrupt is available when match of each compare channel and timer count value. The interrupt request from each channel can be disabled or enabled by setting value of compare latch y interrupt source bit.

Compare 0,1 (2,3) modulation mode

In compare modulation mode, modulation waveform can be generated by using compare channel 0 and 1, or compare channel 2 and 3. To use this mode.

- Set "1: Enabled" to the compare 0,1 (2, 3) modulation mode bit.
- Set Timer A underflow for Timer B count source.
- Set Timer A for the timer source of compare channel 0 (2).
- Set Timer B for the timer source of compare channel 1 (3).

In this mode, AND waveform of compare 0 (1) and compare 2 (3) is generated from Port P01 and P31, respectively. Accordingly, in order to use this mode, set "1" to the compare 0 output port bit or compare 2 output port bit.

■ Notes on Output Compare

- When the selected source timer of each compare channel is stopped, written data to compare register is loaded to the compare latch simultaneously.
- Do not write the same data to both of compare latch x0 and x1.
- When setting value of the compare latch is larger than timer setting value, compare match signal is not generated. Accordingly, the output waveform is fixed to "L" or "H" level.
 - However, when setting value of another compare latch is smaller than timer setting value, this compare match signal is generated. Accordingly, compare match interrupt occurs.
- When the compare x trigger enable bit is cleared to "0" (disabled), the match trigger to the waveform output circuit is disabled, and the output waveform can be fixed to "L" or "H" level.

However, in this case, the compare match signal is generated. Accordingly, compare match interrupt occurs.




Fig. 30 Structure of capture/compare register R/W pointer




Fig. 31 Structure of compare register re-load register








Fig. 32 Structure of capture/compare port register





Fig. 33 Structure of timer source selection register



b7
Capture/Compare status register
(CCSR: address 002216, initial value: 0016)
Compare 0 output status bit
0: "L" level output
1: "H" level output

Fig. 35 Structure of capture/compare status register




Fig. 36 Structure of compare interrupt source register








Fig. 37 Block diagram of output compare




Fig. 38 Block diagram of compare channel 0








Fig. 39 Block diagram of compare channel 0, 1








Fig. 40 Output compare mode (general waveform)




Fig. 41 Output compare mode (compare register write timing)








Fig. 42 Output compare mode (compare 0, 1 modulation mode)








Fig. 43 Output compare mode (compare 0, 1 modulation mode: effect of output level latch)



7542 Group



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Input capture

7542 group has 2-input capture channels. Each channel (0 and 1) has the same function and can be used to capture count value of either Timer A or Timer B.

The source timer for each channel is selected by setting value of the capture x (x = 0, 1) timer source bit. Timer A and Timer B can be selected for the source timer to each channel, respectively.

To use each capture channel, set the capture x input port bits and set the port direction register corresponding to capture channel to input mode.

The input capture circuit retains the count value of selected timer when external trigger is input. The timer count value is retained to the capture latch x0 when rising edge is input and is retained to the capture latch x1 when falling edge is input.

The count value of timer can be retained by software by capture y = 00, 01, 10, 11) software trigger bit too. When "1" is set to this bit, count value of timer is retained to the corresponded capture latch.

When reading from the capture y software trigger bit is executed, "0" is read out.

The latest status of capture latch can be confirmed by reading of the capture x status bit. This bit indicates the capture latch which latest data is in.

The valid trigger edge for capture interrupt is set by the capture x interrupt edge selection bits. (Regardless of the setting value of capture x interrupt edge selection bits, timer count values for both edges are retained to the capture latch.)

Each capture input has the noise filter circuit that judges continuous 4-time same level with sampling clock to be valid. The sampling clock of noise filter is set by the capture x noise filter clock selection bits.

Reading from the register for each channel is controlled by setting value of the capture register read pointer. Reading from each register is in the following order;

- Set the value of the corresponded input capture channel to the capture register read pointer.
- Read from the capture register (low-order) and capture register (high-order).

■ Notes on Input Capture

- If the capture trigger is input while the capture register (low-order and high-order) is in read, captured value is changed between high-order reading and low-order reading. Accordingly, some countermeasure by software is recommended, for example comparing the values that twice of read.
- When the ring-oscillator is selected for Timer A count source,
 Timer A cannot be used for the capture source timer.
 - Timer B cannot be used for the capture source timer when the system is in the following state;
 - CPU operation clock source: XIN oscillation
 - Timer B count source: Timer A underflow
 - Timer A count source: Ring oscillator output
- When writing "1" to capture latch x0 (x1) software trigger bit of capture latch x0 and x1 at the same time, or external trigger and software trigger occur simultaneously, the set value of capture x status bit is undefined.
- When setting the interrupt active edge selection bit and noise filter clock selection bit of external interrupt CAPo, CAP1, the interrupt request bit may be set to "1".
- When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.
- ① Set the corresponding interrupt enable bit to "0" (disabled).
- 2 Set the interrupt edge selection bit or noise filter clock selection bit.
- ③ Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- Set the corresponding interrupt enable bit to "1" (enabled).
- The capture interrupt cannot be used as the interrupt for return from stop mode. Even when the valid edge of the capture interrupt is input at stop mode, system retains the stop mode. Then, system returns from stop mode by other external interrupts, the capture interrupt is accepted.
 - In this case, after system returns from stop mode, the interrupt request bit of the corresponding capture interrupt is set to "1".










Fig. 44 Structure of capture software trigger register




Fig. 45 Structure of capture software trigger register/capture mode register








Fig. 46 Block diagram of input capture




Fig. 47 Block diagram of capture channel 0






Fig. 48 Capture interrupt edge selection = "rising edge"




Fig. 49 Capture interrupt edge selection = "rising and falling edge"



Serial I/O

The 7542 Group has Serial I/O1 and Serial I/O2. Except that Serial I/O1 has the bus collision detection function, they have the same function.

●Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

(1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O1 mode can be selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register (bit 6) to "1".

For clock synchronous serial I/O1, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB.




Fig. 50 Block diagram of clock synchronous serial I/O1




Fig. 51 Operation of clock synchronous serial I/O1 function





(2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O1 mode selection bit of the serial I/O1 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 52 Block diagram of UART serial I/O1




Fig. 53 Operation of UART serial I/O1 function





[Transmit buffer register 1/receive buffer register 1 (TB1/RB1)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

[Serial I/O1 status register (SIO1STS)] 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O1 function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O1 enable bit SIOE (bit 7 of the serial I/O1 control register) also clears all the status flags, including the error flags.

Bits 0 to 6 of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit of the serial I/O1 control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

[Serial I/O1 control register (SIO1CON)] 001A16

The serial I/O1 control register consists of eight control bits for the serial I/O1 function.

[UART1 control register (UART1CON)] 001B16

The UART1 control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer and one bit (bit 4) which is always valid and sets the output structure of the P11/TxD1 pin.

[Baud rate generator 1 (BRG1)] 001C16

The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by 1/(n+1), where n is the value written to the baud rate generator.

■ Notes on Serial I/O1

Serial I/O interrupt

When setting the transmit enable bit to "1", the serial I/O transmit interrupt request bit is automatically set to "1". When not requiring the interrupt occurrence synchronized with the transmission enabled, take the following sequence.

- ① Set the serial I/O transmit interrupt enable bit to "0" (disabled).
- 2 Set the transmit enable bit to "1".
- ③ Set the serial I/O transmit interrupt request bit to "0" after 1 or more instructions have been executed.
- ⑤ Set the serial I/O transmit interrupt enable bit to "1" (enabled).
- I/O pin function when serial I/O1 is enabled.

The functions of P12 and P13 are switched with the setting values of a serial I/O1 mode selection bit and a serial I/O1 synchronous clock selection bit as follows.

(1) Serial I/O1 mode selection bit \rightarrow "1" :

Clock synchronous type serial I/O is selected.

Setup of a serial I/O1 synchronous clock selection bit

"0": P12 pin turns into an output pin of a synchronous clock.

"1": P12 pin turns into an input pin of a synchronous clock.

Setup of a SRDY1 output enable bit (SRDY)

"0": P13 pin can be used as a normal I/O pin.

"1": P13 pin turns into a SRDY1 output pin.

(2) Serial I/O1 mode selection bit \rightarrow "0" :

Clock asynchronous (UART) type serial I/O is selected.

Setup of a serial I/O1 synchronous clock selection bit

"0": P12 pin can be used as a normal I/O pin.

"1": P12 pin turns into an input pin of an external clock.

When clock asynchronous (UART) type serial I/O is selected, it is P13 pin. It can be used as a normal I/O pin.








Fig. 54 Structure of serial I/O1-related registers





Bus collision detection (SIO1)

SIO1 can detect a bus collision by setting UART1 bus collision detection interrupt enable bit.

When transmission is started in the clock synchronous or asynchronous (UART) serial I/O mode, the transmit pin TxD1 is compared with the receive pin RxD1 in synchronization with rising edge of transmit shift clock. If they do not coincide with each other, a bus collision detection interrupt request occurs.

When a transmit data collision is detected between LSB and MSB of transmit data in the clock synchronous serial I/O mode or between the start bit and stop bit of transmit data in UART mode, a bus collision detection can be performed by both the internal clock and the external clock.

A block diagram is shown in Fig. 56. A timing diagram is shown in Fig. 57.

Note: Bus collision detection can be used when SIO1 is operating at full-duplex communication. When SIO1 is operating at half-duplex communication, set bus collision detection interrupt to be disabled.




Fig. 55 Bus collision detection circuit related registers




Fig. 56 Block diagram of bus collision detection interrupt circuit




Fig. 57 Timing diagram of bus collision detection interrupt





●Serial I/O2

Serial I/O2 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer is also provided for baud rate generation.

(1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O2 mode can be selected by setting the serial I/O2 mode selection bit of the serial I/O2 control register (bit 6) to "1".

For clock synchronous serial I/O2, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the TB/RB.




Fig. 58 Block diagram of clock synchronous serial I/O2




Fig. 59 Operation of clock synchronous serial I/O2 function





(2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O2 mode selection bit of the serial I/O2 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 60 Block diagram of UART serial I/O2




Fig. 61 Operation of UART serial I/O2 function



7542 Group



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

[Transmit buffer register 2/receive buffer register 2 (TB2/ RB2)] 002E16

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".

[Serial I/O2 status register (SIO2STS)] 002F16

The read-only serial I/O2 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O2 function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O2 enable bit SIOE (bit 7 of the serial I/O2 control register) also clears all the status flags, including the error flags.

Bits 0 to 6 of the serial I/O2 status register are initialized to "0" at reset, but if the transmit enable bit of the serial I/O2 control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

[Serial I/O2 control register (SIO2CON)] 003016

The serial I/O2 control register consists of eight control bits for the serial I/O2 function.

[UART2 control register (UART2CON)] 003116

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer and one bit (bit 4) which is always valid and sets the output structure of the P05/TxD2 pin.

[Baud rate generator 2 (BRG2)] 003216

The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by 1/(n+1), where n is the value written to the baud rate generator.

■ Notes on Serial I/O2

Serial I/O interrupt

When setting the transmit enable bit to "1", the serial I/O transmit interrupt request bit is automatically set to "1". When not requiring the interrupt occurrence synchronized with the transmission enabled, take the following sequence.

- ① Set the serial I/O transmit interrupt enable bit to "0" (disabled).
- 2 Set the transmit enable bit to "1".
- ③ Set the serial I/O transmit interrupt request bit to "0" after 1 or more instructions have been executed.
- ⑤ Set the serial I/O transmit interrupt enable bit to "1" (enabled).
- I/O pin function when serial I/O2 is enabled.

The functions of P06 and P07 are switched with the setting values of a serial I/O2 mode selection bit and a serial I/O2 synchronous clock selection bit as follows.

(1) Serial I/O2 mode selection bit \rightarrow "1" :

Clock synchronous type serial I/O is selected.

Setup of a serial I/O2 synchronous clock selection bit

"0": P06 pin turns into an output pin of a synchronous clock.

"1": P06 pin turns into an input pin of a synchronous clock.

Setup of a SRDY2 output enable bit (SRDY)

"0": P07 pin can be used as a normal I/O pin.

"1" : P07 pin turns into a $\overline{\text{SRDY2}}$ output pin.

(2) Serial I/O2 mode selection bit \rightarrow "0" :

Clock asynchronous (UART) type serial I/O is selected.

Setup of a serial I/O2 synchronous clock selection bit

"0": P06 pin can be used as a normal I/O pin.

"1": P06 pin turns into an input pin of an external clock.

When clock asynchronous (UART) type serial I/O is selected, it is P07 pin. It can be used as a normal I/O pin.








Fig. 62 Structure of serial I/O2-related registers





A-D Converter

The functional blocks of the A-D converter are described below.

[A-D conversion register] AD

The A-D conversion register is a read-only register that stores the result of A-D conversion. Do not read out this register during an A-D conversion.

[A-D control register] ADCON

The A-D control register controls the A-D converter. Bit 2 to 0 are analog input pin selection bits. Bit 4 is the AD conversion completion bit. The value of this bit remains at "0" during A-D conversion, and changes to "1" at completion of A-D conversion.

A-D conversion is started by setting this bit to "0".

[Comparison voltage generator]

The comparison voltage generator divides the voltage between AVss and VREF by 1024, and outputs the divided voltages.

[Channel selector]

The channel selector selects one of ports P27/AN7 to P20/AN0, and inputs the voltage to the comparator.

[Comparator and control circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores its result into the A-D conversion register. When A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1". Because the comparator is constructed linked to a capacitor, set f(XIN) to 500 kHz or more during A-D conversion.




Fig. 63 Structure of A-D control register





Fig. 64 Structure of A-D conversion register





Watchdog Timer

The watchdog timer gives a means for returning to a reset status when the program fails to run on its normal loop due to a runaway. The watchdog timer consists of an 8-bit watchdog timer H and an 8-bit watchdog timer L, being a 16-bit counter.

Standard operation of watchdog timer

The watchdog timer stops when the watchdog timer control register (address 003916) is not set after reset. Writing an optional value to the watchdog timer control register (address 003916) causes the watchdog timer to start to count down. When the watchdog timer H underflows, an internal reset occurs. Accordingly, it is programmed that the watchdog timer control register (address 003916) can be set before an underflow occurs.

When the watchdog timer control register (address 003916) is read, the values of the high-order 6-bit of the watchdog timer H, STP instruction disable bit and watchdog timer H count source selection bit are read.

Initial value of watchdog timer

By a reset or writing to the watchdog timer control register (address 003916), the watchdog timer H is set to "FF16" and the watchdog timer L is set to "FF16".

Operation of watchdog timer H count source selection bit

A watchdog timer H count source can be selected by bit 7 of the watchdog timer control register (address 003916). When this bit is "0", the count source becomes a watchdog timer L underflow signal. The detection time is 131.072 ms at f(XIN)=8 MHz.

When this bit is "1", the count source becomes f(XIN)/16. In this case, the detection time is 512 μs at f(XIN)=8 MHz.

This bit is cleared to "0" after reset.

Operation of STP instruction disable bit

When the watchdog timer is in operation, the STP instruction can be disabled by bit 6 of the watchdog timer control register (address 003916).

When this bit is "0", the STP instruction is enabled.

When this bit is "1", the STP instruction is disabled, and an internal reset occurs if the STP instruction is executed.

Once this bit is set to "1", it cannot be changed to "0" by program. This bit is cleared to "0" after reset.




Fig. 66 Block diagram of watchdog timer




Fig. 67 Structure of watchdog timer control register





Reset Circuit

The microcomputer is put into a reset status by holding the $\overline{\text{RE-}}$ $\overline{\text{SET}}$ pin at the "L" level for 2 μs or more when the power source voltage is 2.2 to 5.5 V and XIN is in stable oscillation.

After that, this reset status is released by returning the RESET pin to the "H" level. The program starts from the address having the contents of address FFFD16 as high-order address and the contents of address FFFC16 as low-order address.

In the case of $f(\phi) \le 6$ MHz, the reset input voltage must be 0.9 V or less when the power source voltage passes 4.5 V.

In the case of $f(\phi) \le 4$ MHz, the reset input voltage must be 0.8 V or less when the power source voltage passes 4.0 V.

In the case of $f(\phi) \le 2$ MHz, the reset input voltage must be 0.48 V or less when the power source voltage passes 2.4 V.

In the case of $f(\phi) \le 1$ MHz, the reset input voltage must be 0.44 V or less when the power source voltage passes 2.2 V.




Fig. 68 Example of reset circuit




Fig. 69 Timing diagram at reset





(A) D (D) " " (T) (T)	Address	Register contents
(1) Port P0 direction register (P0D)	000116	0016
(2) Port P1 direction register (P1D)	000316 X	
(3) Port P2 direction register (P2D)	000516	0016
(4) Port P3 direction register (P3D)	000716	0016
(5) Interrupt source set register (INTSET)	000A16	0016
(6) Interrupt source discrimination register (INTDIS)	000B16	0016
(7) Compare register (low-order) (CMPL)	001016	0016
(8) Compare register (high-order) (CMPH)	001116	0016
(9) Capture/Compare register R/W pointer (CCRP)	001216	0016
(10) Capture software trigger register (CSTR)	001316	0016
(11) Compare register re-load register (CMPR)	001416	0016
(12) Port P0P3 drive capacity control register (DCCR	001516	0016
(13) Pull-up control register (PULL)	001616	0016
(14) Port P1P3 control register (P1P3C)	001716	0016
(15) Serial I/O1 status register (SIO1STS)	001916 1	0 0 0 0 0 0 0
	001A16	0016
(16) Serial I/O1 control register (SIO1CON)		
(17) UART1 control register (UART1CON)	001B ₁₆ 1	
(18) Timer A, B mode register (TABM)	001D16	0016
(19) Capture/Compare port register (CCPR)	001E16	0016
(20) Timer source selection register (TMSR)	001F16	0016
(21) Capture mode register (CAPM)	002016	0016
(22) Compare output mode register (CMOM)	002116	0016
(23) Capture/Compare status register (CCSR)	002216	0016
(24) Compare interrupt source register (CISR)	002316	0016
(25) Timer A (low-order) (TAL)	002416	FF16
(26) Timer A (high-order) (TAH)	002516	FF16
(27) Timer B (low-order) (TBL)	002616	FF16
(28) Timer B (high-order) (TBH)	002716	FF16
(29) Prescaler 1 (PRE1)	002816	FF16
,	002916	0116
(30) Timer 1 (T1)		
(31) Timer count source set register (TCSS)	002A16	0016
(32) Timer X mode register (TXM)	002B16	0016
(33) Prescaler X (PREX)	002C16	FF16
(34) Timer X (TX)	002D16	FF16
(35) Serial I/O2 control register (SIO2STS)	002F16 1	0 0 0 0 0 0 0
(36) Serial I/O2 register (SIO2CON)	003016	0016
(37) UART2 control register (UART2CON)	003116 1	1 1 0 0 0 0 0
(38) A-D control register (ADCON)	003416 0	0 0 1 0 0 0 0
(39) Ring oscillation division ratio selection register (RODR	 0 003716	0 0 0 0 0 1 0
(40) MISRG	003816	0016
(41) Watchdog timer control register (WDTCON)	003916 0	
(42) Interrupt edge selection register (INTEDGE)	003A16	0016
(42) Interrupt edge selection register (INTEDGE) (43) CPU mode register (CPUM)	003B16 1	
• • • • • • • • • • • • • • • • • • • •	_	0016
(44) Interrupt request register 1 (IREQ1)	003C16	
(45) Interrupt request register 2 (IREQ2)	003D16	0016
(46) Interrupt control register 1 (ICON1)	003E16	0016
(47) Interrupt control register 2 (ICON2)	003F16	0016
(48) Processor status register	(PS) X	X X X X X 1 X X
(49) Program counter	(РСн)	Contents of address FFFD16
	(PCL)	Contents of address FFFC16
		Note X : Undefined

Fig. 70 Internal status of microcomputer at reset





Clock Generating Circuit

An oscillation circuit can be formed by connecting a resonator between XIN and XOUT, and an RC oscillation circuit can be formed by connecting a resistor and a capacitor.

Use the circuit constants in accordance with the resonator manufacturer's recommended values.

(1) Ring oscillator operation

When the MCU operates by the ring oscillator for the main clock, connect XIN pin to VCC through a resistor and leave XOUT pin open.

The clock frequency of the ring oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

(2) Ceramic resonator

When the ceramic resonator is used for the main clock, connect the ceramic resonator and the external circuit to pins XIN and XOUT at the shortest distance. A feedback resistor is built in between pins XIN and XOUT.

(3) RC oscillation

When the RC oscillation is used for the main clock, connect the XIN pin to the external circuit of resistor R and the capacitor C at the shortest distance and leave XOUT pin open.

The frequency is affected by a capacitor, a resistor and a micro-computer.

So, set the constants within the range of the frequency limits.

(4) External clock

When the external signal clock is used for the main clock, connect the XIN pin to the clock source and leave XOUT pin open.




Fig. 71 Processing of XIN and XOUT pins at ring oscillator operation




Fig. 72 External circuit of ceramic resonator




Fig. 73 External circuit of RC oscillation




Fig. 74 External clock input circuit





(1) Oscillation control

Stop mode

When the STP instruction is executed, the internal clock ϕ stops at an "H" level and the XIN oscillator stops. At this time, timer 1 is set to "0116" and prescaler 1 is set to "FF16" when the oscillation stabilization time set bit after release of the STP instruction is "0". On the other hand, timer 1 and prescaler 1 are not set when the above bit is "1". Accordingly, set the wait time fit for the oscillation stabilization time of the oscillator to be used. f(XIN)/16 is forcibly connected to the input of prescaler 1. When an external interrupt is accepted, oscillation is restarted but the internal clock ϕ remains at "H" until timer 1 underflows. As soon as timer 1 underflows, the internal clock ϕ is supplied. This is because when a ceramic oscillator is used, some time is required until a start of oscillation. In case oscillation is restarted by reset, no wait time is generated. So apply an "L" level to the RESET pin while oscillation becomes stable.

Wait mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level, but the oscillator does not stop. The internal clock restarts if a reset occurs or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted. To ensure that interrupts will be received to release the STP or WIT state, interrupt enable bits must be set to "1" before the STP or WIT instruction is executed.

■ Notes on Clock Generating Circuit

For use with the oscillation stabilization set bit after release of the STP instruction set to "1", set values in timer 1 and prescaler 1 after fully appreciating the oscillation stabilization time of the oscillator to be used.

Switch of ceramic and RC oscillations

After releasing reset the operation starts by starting a built-in ring oscillator. Then, a ceramic oscillation or an RC oscillation is selected by setting bit 5 of the CPU mode register.

• Double-speed mode

When a ceramic oscillation is selected, a double-speed mode can be used. Do not use it when an RC oscillation is selected.

CPU mode register

Bits 5, 1 and 0 of CPU mode register are used to select oscillation mode and to control operation modes of the microcomputer. In order to prevent the dead-lock by error-writing (ex. program run-away), these bits can be rewritten only once after releasing reset. After rewriting it is disable to write any data to the bit. (The emulator MCU "M37542RSS" is excluded.)

Also, when the read-modify-write instructions (SEB, CLB) are executed to bits 2 to 4, 6 and 7, bits 5, 1 and 0 are locked.

• Clock division ratio, XIN oscillation control, ring oscillator control The state transition shown in Fig. 79 can be performed by setting the clock division ratio selection bits (bits 7 and 6), XIN oscillation control bit (bit 4), ring oscillator oscillation control bit (bit 3) of CPU mode register. Be careful of notes on use in Fig. 79.




Fig. 75 Structure of CPU mode register

Ring oscillation division ratio

At ring oscillator mode, division ratio of ring oscillator for CPU clock is selected by setting value of ring oscillation division ratio selection register. The division ratio of ring oscillation for CPU clock is selected from among 1/1, 1/2, 1/8, 1/128. The operation clock for the peripheral function block is not changed by setting value of this register.

■ Notes on Ring Oscillation Division Ratio

- When system is released from reset, Rosc/8 (ring middle-speed mode) is selected for CPU clock.
- When state transition from the ceramic or RC oscillation to ring oscillator, Rosc/8 (ring middle-speed mode) is selected for CPU
- When the MCU operates by ring-oscillator for the main clock without external oscillation circuit, connect XIN pin to Vcc through a resistor and leave XOUT pin open.

Set "10010x002" (x = 0 or 1) to CPUM.




Fig. 76 Structure of ring oscillation division ratio selection register








Fig. 77 Block diagram of internal clock generating circuit (for ceramic resonator)





Fig. 78 Block diagram of internal clock generating circuit (for RC oscillation)







Notes on switch of clock

- (1) In operation clock = f(XIN), the following can be selected for the CPU clock division ratio.
 - f(XIN)/2 (high-speed mode)
 - f(XIN)/8 (middle-speed mode)
 - f(XIN) (double-speed mode, only at a ceramic oscillation)
- (2) In operation clock = ring oscillator, the following can be selected for the CPU clock division ratio.
 - ROSC/1 (ring double-speed mode)
 - ROSC/2 (ring high-speed mode)
 - ROSC/8 (ring middle-speed mode)
 - ROSC/128 (ring low-speed mode)
- (3) After system is released from reset, and state transition of state 2 → state 3 and state transition of state 2' → state 3', Rosc/8 (ring middle-speed mode) is selected for CPU clock.
- (4) Executing the state transition state 3 to 2 or state 3 to 3' after stabilizing XIN oscillation.
- (5) When the state $2 \rightarrow$ state $3 \rightarrow$ state 4 is performed, execute the NOP instruction as shown below according to the division ratio of CPU clock.
 - 1. CPU $\overline{M76}$ = 102 (state 2 \rightarrow state 3)
 - 2. NOP instruction
 - Double-speed mode: NOP X 3
 - High-speed mode: NOP X 1
 - Middle-speed mode: NOP X 0
 - 3. CPU4 = 12 (state $3 \rightarrow$ state 4)
- (6) When the state $3 \rightarrow$ state $2 \rightarrow$ state 1 is performed, execute the NOP instruction as shown below according to the division ratio of CPU clock.
 - 1. CPUM76 = 002 or 012 or 112 (state $3 \rightarrow$ state 2)
 - 2. NOP instruction
 - TBD
 - 3. CPU3 = 12 (state $2 \rightarrow$ state 1)

Fig. 79 State transition







Oscillation stop detection circuit

The oscillation stop detection circuit is used for reset occurrence when a ceramic resonator or RC oscillation circuit stops by disconnection. To use this circuit, set a built-in ring oscillator to be in active.

The oscillation stop detection circuit is in active to set "1" to the ceramic or RC oscillation stop detection function active bit. When the oscillation stop detection circuit is in active, ceramic or RC oscillation is watched by the built-in ring oscillator. When stop of ceramic or RC oscillation is detected, the oscillation stop detection status bit is set to "1". While "1" is set to the oscillation stop reset bit, internal reset occurs when oscillation stop is detected.

The external reset and the oscillation stop reset can be discriminated by reading the oscillation stop detection status bit.

The oscillation stop detection status bit retains "1", not initialized, when the oscillation stop reset occurs. The oscillation stop detection status bit is initialized to "0" when the external reset occurs. Accordingly, reset by oscillation stop can be confirmed by using this bit.

■ Notes on Oscillation Stop Detection Circuit

- When the oscillation stop reset bit is set to "0", internal reset does not occur. If the ceramic or RC oscillation is selected for the CPU clock, MCU will be locked when the ceramic or RC oscillation is stopped. So when the ceramic or RC oscillation is selected for the main clock, set the oscillation stop reset bit to "1". (State 2'a of Fig. 81)
- Ceramic or RC oscillation stop detection function active bit is not cleared by the oscillation stop internal reset. Accordingly, the oscillation stop detection circuit is in active when system is released from internal reset cause of oscillation stop detection.
- Oscillation stop detection status bit is initialized by the following operation.
 - (1) External reset
 - (2) Write "0" data to the ceramic or RC oscillation stop detection function active bit.
- The oscillation stop detection circuit is not included in the emulator MCU "M37542RSS".





Fig. 80 Structure of MISRG





Notes on switch of clock

- (1) In operation clock = f(XIN), the following can be selected for the CPU clock division ratio.
 - f(XIN)/2 (high-speed mode)
 - f(XIN)/8 (middle-speed mode)
 - f(XIN) (double-speed mode, only at a ceramic oscillation)
- (2) In operation clock = ring oscillator, the following can be selected for the CPU clock division ratio.
 - ROSC/1 (ring double-speed mode)
 - ROSC/2 (ring high-speed mode)
 - ROSC/8 (ring middle-speed mode)
 - ROSC/128 (ring low-speed mode)
- (3) Executing the state transition state 3 to 2 or state 3 to 3' after stabilizing XIN oscillation.
- (4) After system is released from reset, and state transition of state 2 → state 3 and state transition of state 2'b → state 3'b, Rosc/8 (ring middle-speed mode) is selected for CPU clock.
- (5) "State 2'a" is prohibitive state.
 - Because when oscillation stop reset bit is set to "0", internal reset does not occur.
 - So if clock stop is detected at "State 2'a", MCU will be locked.
- (6) STP instruction cannot be used when oscillation stop detection circuit is in active.

Fig. 81 State transition







NOTES ON PROGRAMMING

Processor Status Register

The contents of the processor status register (PS) after reset are undefined except for the interrupt disable flag I which is "1". After reset, initialize flags which affect program execution. In particular, it is essential to initialize the T flag and the D flag because of their effect on calculations.

Interrupts

The contents of the interrupt request bit do not change even if the BBC or BBS instruction is executed immediately after they are changed by program because this instruction is executed for the previous contents. For executing the instruction for the changed contents, execute one instruction before executing the BBC or BBS instruction.

Decimal Calculations

- For calculations in decimal notation, set the decimal mode flag D to "1", then execute the ADC instruction or SBC instruction. In this case, execute SEC instruction, CLC instruction or CLD instruction after executing one instruction before the ADC instruction or SBC instruction.
- In the decimal mode, the values of the N (negative), V (overflow) and Z (zero) flags are invalid.

Ports

• The values of the port direction registers cannot be read.

That is, it is impossible to use the LDA instruction, memory operation instruction when the T flag is "1", addressing mode using direction register values as qualifiers, and bit test instructions such as BBC and BBS.

It is also impossible to use bit operation instructions such as CLB and SEB and read/modify/write instructions of direction registers for calculations such as ROR.

For setting direction registers, use the LDM instruction, STA instruction, etc.

A-D Conversion

Do not execute the STP instruction during A-D conversion.

Instruction Execution Timing

The instruction execution time can be obtained by multiplying the frequency of the internal clock ϕ by the number of cycles mentioned in the machine-language instruction table.

The frequency of the internal clock ϕ is the same as that of the XIN in double-speed mode, twice the XIN cycle in high-speed mode and 8 times the XIN cycle in middle-speed mode.

CPU Mode Register

The oscillation mode selection bit and processor mode bits can be rewritten only once after releasing reset. However, after rewriting it is disable to write any value to the bit. (Emulator MCU is excluded.)

When a ceramic oscillation is selected, a double-speed mode of the clock division ratio selection bits can be used. Do not use it when an RC oscillation is selected.

State transition

Do not stop the clock selected as the operation clock because of setting of CM3, 4.

NOTES ON HARDWARE

Handling of Power Source Pin

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (Vcc pin) and GND pin (Vss pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of 0.01 μF to 0.1 μF is recommended.

NOTES ON PERIPHERAL FUNCTIONS

■ Interrupt

- (1) When setting the followings, the interrupt request bit may be set to "1".
- •When setting external interrupt active edge

Related register:

Interrupt edge selection register (address 003A16)

Timer X mode register (address 002B16)

Capture mode register (address 002016)

When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.

- $\ensuremath{\textcircled{0}}$ Set the corresponding interrupt enable bit to "0" (disabled).
- ② Set the interrupt edge select bit (active edge switch bit, trigger mode bit).
- ③ Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- 4 Set the corresponding interrupt enable bit to "1" (enabled).
- (2) Use a LDM instruction to cleare an interrupt discrimination bit. LDM #\$0n, \$0Bn

Set the following values to "n"

"0": an interrupt discrimination bit to clear

"1": other interrupt discrimination bits

Ex.) When a key-on wakeup interrupt discrimination bit is cleared:

LDM #00001110B and \$0B.



7542 Group



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

■ Timers

- When n (0 to 255) is written to a timer latch, the frequency division ratio is 1/(n+1).
- When a count source of timer X, timer Y or timer Z is switched, stop a count of timer X.

■ Timer X

(1) CNTRo interrupt active edge selection-1

CNTRo interrupt active edge depends on the CNTRo active edge switch bit.

When this bit is "0", the CNTRo interrupt request bit is set to "1" at the falling edge of CNTRo pin input signal. When this bit is "1", the CNTRo interrupt request bit is set to "1" at the rising edge of CNTRo pin input signal.

(2) CNTRo interrupt active edge selection-2

According to the setting value of CNTR0 active edge switch bit, the interrupt request bit may be set to "1".

When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.

- ① Set the corresponding interrupt enable bit to "0" (disabled).
- 2 Set the active edge switch bit.
- Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- 4 Set the corresponding interrupt enable bit to "1" (enabled).

■ Notes on Timer A, B

(1) Setting of timer value

When "1: Write to only latch" is set to the timer A (B) write control bit, written data to timer register is set to only latch even if timer is stopped. Accordingly, in order to set the initial value for timer when it is stopped, set "0: Write to latch and timer simultaneously" to timer A (B) write control bit.

(2) Read/write of timer A

Stop timer A to read/write its data when the system is in the following state;

- CPU operation clock source: XIN oscillation
- Timer A count source: Ring oscillator output

(3) Read/write of timer B

Stop timer B to read/write its data when the system is in the following state;

- CPU operation clock source: XIN oscillation
- Timer B count source: Timer A underflow
- Timer A count source: Ring oscillator output

■ Notes on Output Compare

- When the selected source timer of each compare channel is stopped, written data to compare register is loaded to the compare latch simultaneously.
- Do not write the same data to both of compare latch x0 and x1.
- When setting value of the compare latch is larger than timer setting value, compare match signal is not generated. Accordingly, the output waveform is fixed to "L" or "H" level.
 - However, when setting value of another compare latch is smaller than timer setting value, this compare match signal is generated. Accordingly, compare match interrupt occurs.
- When the compare x trigger enable bit is cleared to "0" (disabled), the match trigger to the waveform output circuit is disabled, and the output waveform can be fixed to "L" or "H" level.

However, in this case, the compare match signal is generated. Accordingly, compare match interrupt occurs.

■ Notes on Input Capture

- If the capture trigger is input while the capture register (low-order and high-order) is in read, captured value is changed between high-order reading and low-order reading. Accordingly, some countermeasure by software is recommended, for example comparing the values that twice of read.
- When the ring-oscillator is selected for Timer A count source,
 Timer A cannot be used for the capture source timer.

Timer B cannot be used for the capture source timer when the system is in the following state;

- CPU operation clock source: XIN oscillation
- Timer B count source: Timer A underflow
- Timer A count source: Ring oscillator output
- When writing "1" to capture latch x0 (x1) software trigger bit of capture latch x0 and x1 at the same time, or external trigger and software trigger occur simultaneously, the set value of capture x status bit is undefined.
- When setting the interrupt active edge selection bit and noise filter clock selection bit of external interrupt CAPo, CAP1, the interrupt request bit may be set to "1".
- When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.
- $\ensuremath{\textcircled{0}}$ Set the corresponding interrupt enable bit to "0" (disabled).
- ② Set the interrupt edge selection bit or noise filter clock selection bit.
- ③ Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- 4 Set the corresponding interrupt enable bit to "1" (enabled).
- The capture interrupt cannot be used as the interrupt for return from stop mode. Even when the valid edge of the capture interrupt is input at stop mode, system retains the stop mode. Then, system returns from stop mode by other external interrupts, the capture interrupt is accepted.

In this case, after system returns from stop mode, the interrupt request bit of the corresponding capture interrupt is set to "1".



7542 Group



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

■ Notes on Serial I/O1

Serial I/O interrupt

When setting the transmit enable bit to "1", the serial I/O transmit interrupt request bit is automatically set to "1". When not requiring the interrupt occurrence synchronized with the transmission enabled, take the following sequence.

- ① Set the serial I/O transmit interrupt enable bit to "0" (disabled).
- 2 Set the transmit enable bit to "1".
- ③ Set the serial I/O transmit interrupt request bit to "0" after 1 or more instructions have been executed.
- ⑤ Set the serial I/O transmit interrupt enable bit to "1" (enabled).
- I/O pin function when serial I/O1 is enabled.

The functions of P12 and P13 are switched with the setting values of a serial I/O1 mode selection bit and a serial I/O1 synchronous clock selection bit as follows.

(1) Serial I/O1 mode selection bit \rightarrow "1" :

Clock synchronous type serial I/O is selected.

Setup of a serial I/O1 synchronous clock selection bit

"0": P12 pin turns into an output pin of a synchronous clock.

"1": P12 pin turns into an input pin of a synchronous clock.

Setup of a SRDY1 output enable bit (SRDY)

"0": P13 pin can be used as a normal I/O pin.

"1": P13 pin turns into a SRDY1 output pin.

(2) Serial I/O1 mode selection bit \rightarrow "0":

Clock asynchronous (UART) type serial I/O is selected.

Setup of a serial I/O1 synchronous clock selection bit

"0": P12 pin can be used as a normal I/O pin.

"1": P12 pin turns into an input pin of an external clock.

When clock asynchronous (UART) type serial I/O is selected, it is P13 pin. It can be used as a normal I/O pin.

Bus collision detection

Bus collision detection can be used when SIO1 is operating at full-duplex communication. When SIO1 is operating at half-duplex communication, set bus collision detection interrupt to be disabled.

■ Notes on Serial I/O2

Serial I/O interrupt

When setting the transmit enable bit to "1", the serial I/O transmit interrupt request bit is automatically set to "1". When not requiring the interrupt occurrence synchronized with the transmission enabled, take the following sequence.

- ① Set the serial I/O transmit interrupt enable bit to "0" (disabled).
- 2 Set the transmit enable bit to "1".
- ③ Set the serial I/O transmit interrupt request bit to "0" after 1 or more instructions have been executed.
- ⑤ Set the serial I/O transmit interrupt enable bit to "1" (enabled).
- I/O pin function when serial I/O2 is enabled.

The functions of P06 and P07 are switched with the setting values of a serial I/O2 mode selection bit and a serial I/O2 synchronous clock selection bit as follows.

(1) Serial I/O2 mode selection bit \rightarrow "1" :

Clock synchronous type serial I/O is selected.

Setup of a serial I/O2 synchronous clock selection bit

"0": P06 pin turns into an output pin of a synchronous clock.

"1": P06 pin turns into an input pin of a synchronous clock.

Setup of a SRDY2 output enable bit (SRDY)

"0": P07 pin can be used as a normal I/O pin.

"1": P07 pin turns into a SRDY2 output pin.

(2) Serial I/O2 mode selection bit \rightarrow "0":

Clock asynchronous (UART) type serial I/O is selected.

Setup of a serial I/O2 synchronous clock selection bit

"0": P06 pin can be used as a normal I/O pin.

"1": P06 pin turns into an input pin of an external clock.

When clock asynchronous (UART) type serial I/O is selected, it is P07 pin. It can be used as a normal I/O pin.

■ A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Make sure that f(XIN) is 500kHz or more during A-D conversion.





■ Notes on Clock Generating Circuit

For use with the oscillation stabilization set bit after release of the STP instruction set to "1", set values in timer 1 and prescaler 1 after fully appreciating the oscillation stabilization time of the oscillator to be used.

· Switch of ceramic and RC oscillations

After releasing reset the operation starts by starting a built-in ring oscillator. Then, a ceramic oscillation or an RC oscillation is selected by setting bit 5 of the CPU mode register.

• Double-speed mode

When a ceramic oscillation is selected, a double-speed mode can be used. Do not use it when an RC oscillation is selected.

• CPU mode register

Bits 5, 1 and 0 of CPU mode register are used to select oscillation mode and to control operation modes of the microcomputer. In order to prevent the dead-lock by error-writing (ex. program run-away), these bits can be rewritten only once after releasing reset. After rewriting it is disable to write any data to the bit. (The emulator MCU "M37542RSS" is excluded.)

Also, when the read-modify-write instructions (SEB, CLB) are executed to bits 2 to 4, 6 and 7, bits 5, 1 and 0 are locked.

• Clock division ratio, XIN oscillation control, ring oscillator control The state transition shown in Fig. 79 can be performed by setting the clock division ratio selection bits (bits 7 and 6), XIN oscillation control bit (bit 4), ring oscillator oscillation control bit (bit 3) of CPU mode register. Be careful of notes on use in Fig. 79.

■ Notes on Ring Oscillation Division Ratio

- When system is released from reset, Rosc/8 (ring middle-speed mode) is selected for CPU clock.
- When state transition from the ceramic or RC oscillation to ring oscillator, Rosc/8 (ring middle-speed mode) is selected for CPU clock.
- When the MCU operates by ring-oscillator for the main clock without external oscillation circuit, connect XIN pin to VCC through a resistor and leave XOUT pin open.
 Set "10010x002" (x = 0 or 1) to CPUM.

■ Notes on Oscillation Stop Detection Circuit

- When the oscillation stop reset bit is set to "0", internal reset does not occur. If the ceramic or RC oscillation is selected for the CPU clock, MCU will be locked when the ceramic or RC oscillation is stopped. So when the ceramic or RC oscillation is selected for the main clock, set the oscillation stop reset bit to "1". (State 2'a of Fig. 81)
- Ceramic or RC oscillation stop detection function active bit is not cleared by the oscillation stop internal reset. Accordingly, the oscillation stop detection circuit is in active when system is released from internal reset cause of oscillation stop detection.
- Oscillation stop detection status bit is initialized by the following operation.
 - (1) External reset
- (2) Write "0" data to the ceramic or RC oscillation stop detection function active bit.
- The oscillation stop detection circuit is not included in the emulator MCU "M37542RSS".

DATA REQUIRED FOR MASK ORDERS


The following are necessary when ordering a mask ROM production:


- 1.Mask ROM Order Confirmation Form *
- 2.Mark Specification Form *
- 3.Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.
- * For the mask ROM confirmation, ROM programming order confirmation and the mark specifications, refer to the "Mitsubishi MCU Technical Information" Homepage (http://www.infomicom.maec.co.jp/indexe.htm).






PACKAGE OUTLINE











MITSUBISHI MICROCOMPUTERS

7542 Group



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER



- Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation essumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
- Missubshi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 All information contained in these materials.

 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Missubshi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubshis Electric Corporation or an authorized Mitsubshis Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors. Mitsubshis Electric Corporation assumes no responsibility of any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubshis Electric Corporation by various means, including the Mitsubshis Semiconductor home page (http://www.mitsubshichps.com).

 When using any of all of the information contained in these materials, including product data, diagrams, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubshis Electric Corporation assumes no responsibility for any damage, liability or other loss resultange from the information contained herein. Mitsubshis Electric Corporation assumes no responsibility for any damage, liability or other loss resultange from the information as a total system before making a final decision on the applicability of the information and products. Mitsubshis Electric Corporation assumes no responsibility for any damage, liability or other loss resultange from the information

- destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein



REVISION HISTORY

7542 GROUP DATA SHEET

Rev.	Date	Description		
		Page	Summary	
1.0	11/27/02		First Edition	