February 2010

FDS8949_F085 Dual N-Channel Logic Level PowerTrench[®] MOSFET 40V, 6A, 29mΩ

Features

• Max $r_{DS(on)} = 29m\Omega$ at V_{GS} = 10V

FAIRCHILD

SEMICONDUCTOR

- Max r_{DS(on)} = 36mΩ at V_{GS} = 4.5V
- Low gate charge
- High performance trench technology for extremely low ^rDS(on)
- High power and current handling capability
- Qualified to AEC Q101
- RoHS compliant



General Description


These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench[®] process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.


These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

Applications

Inverter

Power suppliers





MOSFET Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	I Parameter Drain to Source Voltage		Ratings	Units	
V _{DS}			40	V	
V _{GS}	Gate to Source Voltage		±20	V	
1-	Drain Current -Continuous (Note		6	— A	
ID	-Pulsed		20	A	
E _{AS}	Drain-Source Avalanche Energy	(Note 3)	26	mJ	
P _D	Power Dissipation for Dual Operation		2		
	Power Dissipation for Single Operation	(Note 1a)	1.6	W	
	(N		0.9		
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to 150	°C	
Therma	I Characteristics				
R_{\thetaJA}	Thermal Resistance-Single operation, Junction to Ambient	(Note 1a)	81		
$R_{ ext{ heta}JA}$	Thermal Resistance-Single operation, Junction to Ambient (Note 1b		135	°C/W	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	nal Resistance, Junction to Case (Note 1) 40			


Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity
FDS8949	FDS8949_F085	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250μA, V _{GS} = 0V	40			V
ΔBV_{DSS} ΔT_J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$, referenced to 25°C		33		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 32V, V_{GS} = 0V$ $T_{J} = 55^{\circ}C$			1 10	μA μA
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 V, V_{DS} = 0 V$			±100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	1	1.9	3	V
$\Delta V_{GS(th)}$ ΔT_J	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \mu A$, referenced to 25°C		-4.6		mV/°C
-		V _{GS} = 10V, I _D = 6A		21	29	
r _{DS(on)}	Drain to Source On Resistance	V _{GS} = 4.5V, I _D = 4.5A		26 36 r		mΩ
		V _{GS} = 10V, I _D = 6A,T _J = 125°C		29	43	1
9 _{FS}	Forward Transconductance	V _{DS} = 10V,I _D = 6A		22		S
				22	ļ	0
Dynamic C _{iss} C _{oss}	Characteristics Input Capacitance Output Capacitance	V _{DS} = 20V, V _{GS} = 0V, f = 1MHz		715 105	955 140	pF pF
Dynamic C _{iss} C _{oss} C _{rss}	Characteristics	V _{DS} = 20V, V _{GS} = 0V,		715		pF
Dynamic C _{iss} C _{oss} C _{rss} R _g Switchin	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 20V, V _{GS} = 0V, f = 1MHz f = 1MHz		715 105 60	140	pF pF pF
Dynamic C _{iss} C _{oss} C _{rss} R _g	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics	V _{DS} = 20V, V _{GS} = 0V, f = 1MHz f = 1MHz V _{DD} = 20V, I _D = 1A		715 105 60 1.1	140 90	pF pF pF Ω
Dynamic C _{iss} C _{oss} C _{rss} R _g Switchin t _{d(on)} t _r	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time	V _{DS} = 20V, V _{GS} = 0V, f = 1MHz f = 1MHz		715 105 60 1.1 9	140 90 18	pF pF Ω ns
Dynamic C _{iss} C _{oss} C _{rss} R _g Switchin	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time	V _{DS} = 20V, V _{GS} = 0V, f = 1MHz f = 1MHz V _{DD} = 20V, I _D = 1A		715 105 60 1.1 9 5	140 90 18 10	pF pF pF Ω ns
Dynamic C_{iss} C_{oss} C_{rss} R_g Switchin $t_{d(on)}$ t_r $t_{d(off)}$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time	V _{DS} = 20V, V _{GS} = 0V, f = 1MHz f = 1MHz V _{DD} = 20V, I _D = 1A		715 105 60 1.1 9 5 23	140 90 18 10 37	pF pF pF Ω ns ns
Dynamic C_{iss} C_{rss} R_g Switchin $t_{d(on)}$ t_r $t_{d(off)}$ t_f	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time	V _{DS} = 20V, V _{GS} = 0V, f = 1MHz f = 1MHz V _{DD} = 20V, I _D = 1A		715 105 60 1.1 9 5 23 3	140 90 18 10 37 6	pF pF pF Ω ns ns ns ns
$\begin{array}{c} \textbf{Dynamic}\\ \textbf{C}_{iss}\\ \textbf{C}_{oss}\\ \textbf{C}_{rss}\\ \textbf{R}_{g}\\ \textbf{Switchin}\\ \textbf{Switchin}\\ \textbf{t}_{d(on)}\\ \textbf{t}_{r}\\ \textbf{t}_{d(off)}\\ \textbf{t}_{f}\\ \textbf{Q}_{g}\\ \end{array}$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge	$V_{DS} = 20V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 20V, I_D = 1A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$		715 105 60 1.1 9 5 23 3 7.7	140 90 18 10 37 6	pF pF pF Ω ns ns ns ns ns
$\begin{array}{c} \textbf{Dynamic}\\ \hline C_{iss}\\ \hline C_{oss}\\ \hline C_{rss}\\ \hline R_g\\ \textbf{Switchin}\\ \hline \textbf{Switchin}\\ \hline \textbf{t}_{d(on)}\\ \hline \textbf{t}_{r}\\ \hline \textbf{t}_{d(off)}\\ \hline \textbf{t}_{f}\\ \hline \textbf{Q}_{g}\\ \hline \textbf{Q}_{gs}\\ \hline \textbf{Q}_{gd}\\ \hline \end{array}$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Gate Charge Gate to Drain "Miller"Charge	$V_{DS} = 20V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 20V, I_D = 1A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$ $V_{DS} = 20V, I_D = 6A, V_{GS} = 5V$		715 105 60 1.1 9 5 23 3 7.7 2.4	140 90 18 10 37 6	pF pF pF Ω ns ns ns nc nC
Dynamic C_{iss} C_{rss} R_g Switchin $t_{d(on)}$ t_r $t_{d(off)}$ t_f Q_g Q_{gs} Q_{gd} Drain-So	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Gate Charge	$V_{DS} = 20V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 20V, I_D = 1A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$ $V_{DS} = 20V, I_D = 6A, V_{GS} = 5V$ nd Maximum Ratings		715 105 60 1.1 9 5 23 3 7.7 2.4	140 90 18 10 37 6	pF pF pF Ω ns ns ns nc nC
$\begin{array}{c} \textbf{Dynamic}\\ \hline C_{iss}\\ \hline C_{oss}\\ \hline C_{rss}\\ \hline R_g\\ \textbf{Switchin}\\ \hline \textbf{Switchin}\\ \hline \textbf{t}_{d(on)}\\ \hline \textbf{t}_{r}\\ \hline \textbf{t}_{d(off)}\\ \hline \textbf{t}_{f}\\ \hline \textbf{Q}_{g}\\ \hline \textbf{Q}_{gs}\\ \hline \textbf{Q}_{gd}\\ \hline \end{array}$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge Gate to Source Gate Charge Gate to Drain "Miller"Charge Characteristics a	$V_{DS} = 20V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 20V, I_D = 1A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$ $V_{DS} = 20V, I_D = 6A, V_{GS} = 5V$ nd Maximum Ratings		715 105 60 1.1 9 5 23 3 7.7 2.4 2.8	140 90 18 10 37 6 11	pF pF Ω ns ns ns nC nC nC

Notes:

1: R_{bJA} is the sum of the junction-to-case and case-to- ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{bJC} is guaranteed by design while R_{bJA} is determined by the user's board design.



2: Pulse Test: Pulse Width < 300 us, Duty Cycle < 2.0%. **3:** Starting T_J = 25°C, L = 1mH, I_{AS} = 7.3A, V_{DD} = 40V, V_{GS} = 10V.


a) 81°C/W when mounted on a 1in² pad of 2 oz copper

Scale 1:1 on letter size paper


<u> </u>

b) 135°C/W when mounted on a minimum pad .


3] Ì. _ . D) 1



FDS8949_F085 Rev. A



FDS8949_F085 Rev. A



FDS8949_F085 Rev. A



SEMICONDUCTOR

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks

AccuPower™	FRFET [®]	PowerTrench [®]	The Power Franchise
Auto-SPM™	Global Power Resource SM	PowerXS™	the [®]
Build it Now™	Green FPS™	Programmable Active Droop™	puwer [®]
CorePLUS™	Green FPS™ e-Series™	QFET®	franchise TinyBoost™
CorePOWER™	G <i>max</i> ™	QS™	
CROSSVOLT™	GTO™	Quiet Series™	TinyBuck™ TinyCalc™
CTL™	IntelliMAX™	RapidConfigure™	TinyLogic®
Current Transfer Logic™	ISOPLANAR™		TINYOPTO™
DEUXPEED®	MegaBuck™		TinyPower™
Dual Cool™	MICROCOUPLER™	Saving our world, 1mW/W/kW at a time™	TinyPWM™
EcoSPARK [®]	MicroFET™	SignalWise™	TinyWire™
EfficentMax™	MicroPak™	SmartMax™	TriFault Detect™
R	MicroPak2™	SMART START™	TRUECURRENT™*
+	MillerDrive™	SPM®	μSerDes™
Fairchild®	MotionMax™	STEALTH™	μGerbes
Fairchild Semiconductor®	Motion-SPM™	SuperFET™	\mathcal{M}
FACT Quiet Series™	OptiHiT™	SuperSOT™-3	SerDes
FACT®	OPTOLOGIC®	SuperSOT™-6	UHC®
FAST®	OPTOPLANAR®	SuperSOT™-8	Ultra FRFET™
FastvCore™	®	SupreMOS™	UniFET™
FETBench™		SyncFET™	VCX™
FlashWriter [®] *	PDP SPM™	Sync-Lock™	VisualMax™
FPS™	Power-SPM™	SYSTEM ^{®*}	XS™
F-PFS™	FUWEI-SFIMI	GENERAL	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 147