RENESAS

NOT RECOMMENDED FOR NEW DESIGNS RECOMMENDED REPLACEMENT PART ISL9238

ISL9237

Buck-Boost Narrow VDC Battery Charger with SMBus Interface and USB OTG

FN8723 Rev.5.00 Nov 29, 2017

The **ISL9237** is a buck-boost Narrow Output Voltage DC (NVDC) charger utilizing Intersil's advanced R3™ Technology to provide high light-load efficiency, fast transient response and seamless DCM/CCM transitions for a variety of mobile and industrial applications.

In Charge mode, the ISL9237 takes input power from a wide range of DC power sources (conventional AC/DC charger adapters, USB PD ports, travel adapters, etc.) and safely charges battery packs with up to 3 cells in a series configuration.

ISL9237 supports On-the-Go (OTG) function for 2- and 3-cell battery applications. When OTG function is enabled, the ISL9237 operates in the reverse Buck mode to provide 5V at the USB port.

As a NVDC topology charger, it also regulates the system output to a narrow DC range for stable system bus voltage. The system power can be provided from the adapter, battery or a combination of both. The ISL9237 can operate with only a battery, only an adapter or both connected. For Intel IMVP8 compliant systems, the ISL9237 includes PSYS functionality, which provides an analog signal representing total platform power. The PSYS output will connect to a wide range of Intersil IMVP8 core regulators to provide an IMVP8 compliant power domain function.

The ISL9237 has serial communication via SMBus/ $I²C$ that allows programming of many critical parameters to deliver a customized solution. These programming parameters include, but are not limited to: Adapter current limit, charger current limit, system voltage setting and trickle charging current limit.

Features

- Buck-boost NVDC charger for 1-, 2- or 3-cell Li-ion batteries
- Input voltage range 3.2V to 23.4V (no dead zone)
- System output voltage 2.4V to 13.824V
- System power monitor PSYS output, IMVP-8 compliant
- Up to 1MHz switching frequency
- LDO output for charger VDD
- Adapter current monitor (AMON)
- Battery discharging current monitor (BMON)
- PROCHOT# open-drain output, IMVP-8 compliant
- Allows trickle charging of depleted battery
- Optional ASGATE FET control
- Ideal diode control in Turbo mode
- Supports OTG function for 2- and 3-cell batteries
- SMBus and auto-increment I^2C compatible
- Two-level adapter current limit available
- Pb-free (RoHS compliant)
- Package 4x4 32 Ld QFN

Applications

- Mobile devices with rechargeable batteries
- Industrial devices with rechargeable batteries

Related Literature

- For a full list of related documents please visit our web page
	- **ISL9237** product page

FIGURE 1. TYPICAL APPLICATION CIRCUIT

Table of Contents

Ordering Information

NOTES:

1. Add "-T" suffix for 6k unit, "-TK" suffix for 1k unit, or "-T7A" suffix for 250 unit Tape and Reel options. Please refer to [TB347](http://www.intersil.com/content/dam/Intersil/documents/tb34/tb347.pdf) for details on reel specifications.

2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see product information page for [ISL9237.](http://www.intersil.com/products/isl9237?utm_source=intersil&utm_medium=datasheet&utm_campaign=isl9237-ds-order#packaging) For more information on MSL, please see tech brief [TB363](http://www.intersil.com/content/dam/Intersil/documents/tb36/tb363.pdf).

Pin Configuration

Pin Descriptions

Pin Descriptions (Continued)

Simplified Application Circuit

FIGURE 2. SIMPLIFIED APPLICATION DIAGRAM

Absolute Maximum Ratings Thermal Information

Recommended Operating Conditions

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief [TB379](http://www.intersil.com/content/dam/Intersil/documents/tb37/tb379.pdf).
- 5. For θ_{JC} , the "case temp" location is the center of the ceramic on the package underside.

Electrical Specifications Operating conditions: ADP = CSIP = CSIN = 5V and 20V, VSYS = V_{BAT} = CSOP = CSON = 8V, unless otherwise noted. Boldface limits apply across the junction temperature range, -10°C to +125°C unless otherwise specified.

Electrical Specifications operating conditions: ADP = CSIP = CSIN = 5V and 20V, VSYS = V_{BAT} = CSOP = CSON = 8V, unless otherwise noted. Boldface limits apply across the junction temperature range, -10°C to +125°C unless otherwise specified. (Continued)

Electrical Specifications operating conditions: ADP = CSIP = CSIN = 5V and 20V, VSYS = V_{BAT} = CSOP = CSON = 8V, unless otherwise noted. Boldface limits apply across the junction temperature range, -10°C to +125°C unless otherwise specified. (Continued)

Electrical Specifications operating conditions: ADP = CSIP = CSIN = 5V and 20V, VSYS = V_{BAT} = CSOP = CSON = 8V, unless otherwise noted. Boldface limits apply across the junction temperature range, -10°C to +125°C unless otherwise specified. (Continued)

Electrical Specifications Operating conditions: ADP = CSIP = CSIN = 5V and 20V, VSYS = V_{BAT} = CSOP = CSON = 8V, unless otherwise noted. Boldface limits apply across the junction temperature range, -10°C to +125°C unless otherwise specified. (Continued)

SMBUS Timing Specification ([Note](#page-10-1) 7)

SMBUS Timing Specification (Note 7)

NOTES:

- 6. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 7. Limits established by characterization and are not production tested.

Buck Mode Gate Driver Timing Diagram

tLGFUGR = tLG1UG1DEAD tUGFLGR = tUG1LG1DEAD

FIGURE 3. BUCK MODE GATE DRIVER TIMING DIAGRAM

Typical Performance

FIGURE 4. ADAPTER INSERTION, V_{ADP} = 20V, V_{BAT} = 7.5V, CHARGECURRENT = 0A, ADAPTER INSERTION DEBOUNCE = 1.3s

FIGURE 6. ADAPTER INSERTION, V_{ADP} = 20V, V_{BAT} = 7.5V, CHARGECURRENT = 0A, ADAPTER INSERTION DEBOUNCE = 1.3s

FIGURE 8. ADAPTER VOLTAGE RAMPS UP, BOOST -> BUCK-BOOST -> BUCK OPERATION MODE TRANSITION

FIGURE 5. ADAPTER INSERTION, V_{ADP} = 20V, V_{BAT} = 7.5V, CHARGECURRENT = 0A

CHARGECURRENT = 0A

BUCK-BOOST -> BOOST OPERATION MODE TRANSITION

Typical Performance (Continued)

FIGURE 10. BOOST MODE, OUTPUT VOLTAGE LOOP TO ADAPTER CURRENT LOOP TRANSITION. VADP = 5V, MAXSYSTEMVOLTAGE = 8.496V, V_{BAT} = 7V, SYSTEM LOAD 0.5A TO 10A STEP, ADAPTERCURRENTLIMIT = 3A, CHARGECURRENT = 0A

FIGURE 12. BUCK-BOOST MODE, OUTPUT VOLTAGE LOOP TO ADAPTER CURRENT LOOP TRANSITION. VADP = 12V, MAXSYSTEMVOLTAGE = 12.6V, V_{BAT} = 11V, SYSTEM LOAD 1A TO 10A STEP, ADAPTERCURRENTLIMIT = 3A, CHARGECURRENT = 0A

FIGURE 11. BOOST MODE, CHARGING CURRENT LOOP TO ADAPTER CURRENT LOOP TRANSITION. V_{ADP} = 5V, MAXSYSTEMVOLTAGE = $8.496V$, V_{BAT} = 7V, SYSTEM LOAD 0.5A TO 10A STEP, ADAPTERCURRENTLIMIT = 3A, CHARGECURRENT = 1A

FIGURE 13. BUCK-BOOST MODE, CHARGING CURRENT LOOP TO ADAPTER CURRENT LOOP TRANSITION. V_{ADP} = 12V, MAXSYSTEMVOLTAGE = $12.6V$, $V_{BAT} = 11V$, SYSTEM LOAD 1A TO 10A STEP, ADAPTERCURRENTLIMIT = 3A, CHARGECURRENT = 1A

Typical Performance (Continued)

FIGURE 14. BUCK MODE, OUTPUT VOLTAGE LOOP TO ADAPTER CURRENT LOOP TRANSITION. $V_{ADP} = 20V$, MAXSYSTEMVOLTAGE = $8.496V$, V_{BAT} = 7V, SYSTEM LOAD 2A TO 10A STEP, ADAPTERCURRENTLIMIT = 3A, CHARGECURRENT = 0A

FIGURE 15. BUCK MODE, CHARGING CURRENT LOOP TO ADAPTER CURRENT LOOP TRANSITION. VADP = 20V, MAXSYSTEMVOLTAGE = $8.496V$, V_{BAT} = 7V, SYSTEM LOAD 2A TO 10A STEP, ADAPTERCURRENTLIMIT = 3A, CHARGECURRENT = 2A

FIGURE 16. BOOST MODE, OUTPUT VOLTAGE LOOP TO INPUT VOLTAGE LOOP TRANSITION. VADP = 5V, MAXSYSTEMVOLTAGE = $8.496V$, V_{BAT} = 7V, VINDAC = 4.5V, SYSTEM LOAD 0.5A TO 10A STEP, CHARGECURRENT = 0A

MAXSYSTEMVOLTAGE = $8.496V$, V_{BAT} = 7V, VINDAC = 4.5V, SYSTEM LOAD 0.5A TO 10A STEP, CHARGECURRENT = 1A

Typical Performance (Continued)

FIGURE 18. OTG MODE ENABLE, OTG ENABLE 150ms DEBOUNCE TIME FIGURE 19. OTG MODE 0.5A TO 2A TRANSIENT LOAD,

OTG VOLTAGE = 5.12V

FIGURE 20. GENERAL SMBus ARCHITECTURE

Data Validity

The data on the SDA line must be stable during the HIGH period of the SCL, unless generating a START or STOP condition. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. Refer to [Figure 21](#page-15-5).

FIGURE 21. DATA VALIDITY

START and STOP Conditions

[Figure 22](#page-15-6) START condition is a HIGH to LOW transition of the SDA line while SCL is HIGH.

The STOP condition is a LOW to HIGH transition on the SDA line while SCL is HIGH. A STOP condition must be sent before each START condition.

FIGURE 22. START AND STOP WAVEFORMS

Acknowledge

Each address and data transmission uses 9 clock pulses. The ninth pulse is the acknowledge bit (ACK). After the start condition, the master sends 7 slave address bits and a R/W bit during the next 8 clock pulses. During the 9 clock pulse, the device that recognizes its own address holds the data line low to acknowledge (Refer to **[Figure 23](#page-15-7)**). The acknowledge bit is also used by both the master and the slave to acknowledge receipt of register addresses and data.

FIGURE 23. ACKNOWLEDGE ON THE SMBus

SMBus Transactions

All transactions start with a control byte sent from the SMBus master device. The control byte begins with a Start condition, followed by 7 bits of slave address (0001001 for the ISL9237) and the R/W bit. The R/W bit is 0 for a WRITE or 1 for a READ. If any slave device on the SMBus bus recognizes its address, it will acknowledge by pulling the serial data (SDA) line low for the last clock cycle in the control byte. If no slave exists at that address or it is not ready to communicate, the data line will be one, indicating a Not Acknowledge condition.

Once the control byte is sent and the ISL9237 acknowledges it, the second byte sent by the master must be a register address byte such as 0x14 for the ChargeCurrent register. The register address byte tells the ISL9237 which register the master will write or read. See [Table 1 on page 17](#page-16-2) for details of the registers. Once the ISL9237 receives a register address byte, it will respond with an acknowledge.

Byte Format

Every byte put on the SDA line must be 8 bits long and must be followed by an acknowledge bit. Data is transferred with the Most Significant Bit first (MSB) and the Least Significant Bit (LSB) last. The LO BYTE data is transferred before the HI BYTE data. For example, when writing 0x41A0, 0xA0 is written first and 0x41 is written second.

FIGURE 24. SMBus READ AND WRITE PROTOCOL

SMBus and I²C Compatibility

The ISL9237 SMBus minimum input logic high voltage is 2V, so it is compatible with an $1²C$ with higher than 2V pull-up power supply.

The ISL9237 SMBus registers are 16 bits, so it is compatible with a 16-bit 1^2C or an 8-bit 1^2C with auto-increment capability.

ISL9237 SMBus Commands

The ISL9237 receives control inputs from the SMBus interface after Power-On Reset (POR). The serial interface complies with the System Management Bus Specification, which can be downloaded from **www.smbus.org**. The ISL9237 uses the SMBus Read-word and Write-word protocols (see [Figure 24 on page 16](#page-15-8)) to communicate with the host system and a smart battery. The ISL9237 is an SMBus slave device and does not initiate communication on the bus. It responds to the 7-bit address 0b0001001_:

Read address = 0b00010011 (0x13H) and

Write address = 0b00010010 (0x12H).

The data (SDA) and clock (SCL) pins have Schmitt-trigger inputs that can accommodate slow edges. Choose pull-up resistors for SDA and SCL to achieve rise times according to the SMBus specifications.

The illustration in this datasheet is based on current sensing resistors R_{s1} = 20mΩ and R_{s2} = 10mΩ unless otherwise specified.

TABLE 1. REGISTER SUMMARY

Nov 29, 2017

Setting Charging Current Limit

To set the charging current limit, write a 16-bit ChargeCurrentLimit command (0x14H or 0b00010100) using the Write-word protocol shown in [Figure 24 on page 16](#page-15-8) and the data format shown in [Table 2](#page-17-2) for a 10mΩ R_{s2} or [Table 3](#page-17-3) for a 5mΩ R_{s2}.

The ISL9237 limits the charging current by limiting the CSOP-CSON voltage. By using the recommended current sense resistor values R_{s1} = 20mΩ and R_{s2} = 10mΩ, the register's LSB always translates to 1mA of charging current. The ChargeCurrentLimit register accepts any charging current command but only the valid register bits will be written to the register and the maximum value is clamped at 6080mA for R_{S2} = 10mΩ.

After POR, the ChargeCurrentLimit register is reset to 0x0000H. To set the battery charging current value, write a non-zero number to the ChargeCurrentLimit register. The ChargeCurrentLimit register can be read back to verify its content.

[Table 2](#page-17-2) shows the conditions to enable fast charging according to the ChargeCurrentLimit register setting.

TABLE 2. ChargeCurrentLimit REGISTER 0x14H (11-BIT, 4mA STEP, 10mΩ SENSE RESISTOR, x36)

TABLE 3. ChargeCurrentLimit REGISTER 0x14H (11-BIT, 8mA STEP, 5mΩ SENSE RESISTOR, x36)

BIT	DESCRIPTION
<1:0>	Not used
2	$0 = Add$ OmA of charge current limit. $1 = Add 8mA of charge current limit.$
3	$0 = Add$ OmA of charge current limit.
	$1 =$ Add 16mA of charge current limit.
4	$0 = Add$ OmA of charge current limit.
	$1 =$ Add 32mA of charge current limit.
5	0 = Add 0mA of charge current limit.
	1 = Add 64mA of charge current limit.
55	$0 = Add$ OmA of charge current limit.
	1 = Add 128mA of charge current limit.
<7>	0 = Add 0mA of charge current limit.
	1 = Add 256mA of charge current limit.
<8>	$0 = Add$ OmA of charge current limit.
	1 = Add 512mA of charge current limit.
9	0 = Add 0mA of charge current limit.
	1 = Add 1024mA of charge current limit.
<10	$0 = Add$ OmA of charge current limit.
	1 = Add 2048mA of charge current limit.
<11	$0 = Add$ OmA of charge current limit.
	1 = Add 4096mA of charge current limit.
12	$0 = Add$ OmA of charge current limit.
	1 = Add 8192mA of charge current limit.
$<$ 13:15>	Not used
Maximum	<12:2> = 10111110000, 12160mA

Setting Adapter Current Limit

To set the adapter current limit, write a 16-bit AdapterCurrentLimit1 command (0x3FH or 0b00111111) and/or AdapterCurrentLimit2 command (0x3BH or 0b00111011) using the Write-word protocol shown in [Figure 24](#page-15-8) and the data format shown in [Table 4](#page-18-1) for a 20mΩ R_{s1} or [Table 5](#page-18-2) for a 10mΩ R_{s1}.

The ISL9237 limits the adapter current by limiting the CSIP-CSIN voltage. By using the recommended current sense resistor values, the register's LSB always translates to 1mA of adapter current. Any adapter current limit command will be accepted but only the valid register bits will be written to the AdapterCurrentLimit1 and AdapterCurrentLimit2 registers, and the maximum value is clamped at 6080mA for $R_{s1} = 20 \text{m}\Omega$.

After adapter POR, the AdapterCurrentLimit1 register is reset to the value programmed through the PROG pin resistor. The AdapterCurrentLimit2 register is set to its default value of 1.5A or keep the value that is written to it previously if battery is present first. The AdapterCurrentLimit1 and AdapterCurrentLimit2 registers can be read back to verify their content.

To set a second level adapter current limit, write a 16-bit AdapterCurrentLimit2 (0x3BH or 0b00111011) command using the Write-word protocol shown in **Figure 24** and the data format as shown in [Table 4](#page-18-1) for a 20mΩ R_{s1} or [Table 5](#page-18-2) for a 10mΩ R_{s1}.

The AdapterCurrentLimit2 register has the same specification as the AdapterCurrentLimit1 register. Refer to "Two-Level Adapter Current Limit" on page 30 for detailed operation.

TABLE 4. AdapterCurrentLimit1 REGISTER 0x3FH AND AdapterCurrentLimit2 REGISTER 0x3BH (11-BIT, 4mA STEP, 20mΩ SENSE RESISTOR, x16)

TABLE 5. AdapterCurrentLimit1 REGISTER 0x3FH AND AdapterCurrentLimit2 REGISTER 0x3BH (11-BIT, 8mA STEP, 10mΩ SENSE RESISTOR, x16)

TABLE 5. AdapterCurrentLimit1 REGISTER 0x3FH AND AdapterCurrentLimit2 REGISTER 0x3BH (11-BIT, 8mA STEP, 10mΩ SENSE RESISTOR, x16) (Continued)

Setting Two-Level Adapter Current Limit Duration

For a two-level adapter current limit, write a 16-bit T1 and T2 command (0x38H or 0b00111000) using the Write-word protocol shown in [Figure 24](#page-15-8) and the data format as shown in [Table 6](#page-18-3) to set the AdapterCurrentLimit1 duration T1. Write a 16-bit T2 command (0x38H or 0b00111000) to set AdapterCurrentLimit2 duration T2. T1 and T2 register accepts any command, however, only the valid register bits will be written. Refer to "Two-Level Adapter Current Limit" on page 30 for detailed operation.

TABLE 6. T1 AND T2 REGISTER 0x38H

Setting Maximum Charging Voltage or System Regulating Voltage

To set the maximum charging voltage or the system regulating voltage, write a 16-bit MaxSystemVoltage command (0x15H or 0b00010101) using the Write-word protocol shown in [Figure 24](#page-15-8) and the data format as shown in [Table 7](#page-19-3).

The MaxSystemVoltage register accepts any voltage command however, only the valid register bits will be written to the register and the maximum value is clamped at 13.824V.

The MaxSystemVoltage register sets the battery full charging voltage limit. The MaxSystemVoltage register setting also is the system bus voltage regulation point when battery is absent or battery is present, however, is not in charging mode. See "System Voltage Regulation" on page 31 for details.

The VSYS pin is used to sense the battery voltage for maximum charging voltage regulation. VSYS pin is also the system bus voltage regulation sense point.

TABLE 7. MaxSystemVoltage REGISTER 0x15H (8mV STEP)

Setting Minimum System Voltage

To set the minimum system voltage, write a 16-bit MinSystemVoltage command (0x3EH or 0b00111110) using the Write-word protocol shown in **Figure 24** and the data format as shown in [Table 8](#page-19-4).

The MinSystemVoltage register accepts any voltage command, however, only the valid register bits will be written to the register, and the maximum value is clamped at 13.824V. The MinSystemVoltage register value should be set lower than the MaxSystemVoltage register value.

The MinSystemVoltage register sets the battery voltage threshold for entry and exit of the trickle charging mode and for entry and exit of the Learn mode. The VBAT pin is used to sense the battery voltage to compare with the MinSystemVoltage register setting. Refer to "Trickle Charging" on page 31 and "Battery Learn Mode" [on page 29](#page-28-2) for details.

The MinSystemVoltage register setting also is the system voltage regulation point when it is in trickle charging mode. The CSON pin is the system voltage regulation sense point in trickle charging mode. Refer to "System Voltage Regulation" on page 31" for details.

TABLE 8. MinSystemVoltage REGISTER 0x3EH

Setting PROCHOT# Threshold for Adapter Overcurrent Condition

To set the PROCHOT# assertion threshold for adapter overcurrent condition, write a 16-bit ACProchot# command (0x47H or 0b01000111) using the Write-word protocol shown in [Figure 24](#page-15-8) and the data format shown in [Table 9 on page 21](#page-20-3). By using the recommended current sense resistor values, the register's LSB always translates to 1mA of adapter current. The ACProchot# register accepts any current command, however, only the valid register bits will be written to the register, and the maximum value is clamped at 6400mA for $R_{s1} = 20$ mΩ.

After POR, the ACProchot# register is reset to 0x0C00H. The ACProchot# register can be read back to verify its content.

If the adapter current exceeds the ACProchot# register setting, PROCHOT# signal will assert after the debounce time programmed by the Control2 register Bit<10:9> and latch on for a minimum time programmed by Control2 register Bit<8:6>.

TABLE 9. ACProchot# REGISTER 0x47H (20mΩ SENSING RESISTOR, 128mA STEP, x18 GAIN)

Setting PROCHOT# Threshold for Battery Over Discharging Current Condition

To set the PROCHOT# signal assertion threshold for battery over discharging current condition, write a 16-bit DCProchot# command (0x48H or 0b01001000) using the Write-word protocol shown in [Figure 24](#page-15-8) and the data format shown in [Table 10](#page-20-4). By using the recommended current sense resistor values, the register's LSB always translates to 1mA of adapter current. The DCProchot# register accepts any current command, however, only the valid register bits will be written to the register and the maximum value is clamped at 12.8A for $R_{S2} = 10 \text{m}\Omega$.

After POR, the DCProchot# register is reset to 0x1000H. The DCProchot# register can be read back to verify its content.

If the battery discharging current exceeds the DCProchot# register setting, the PROCHOT# signal will assert after the debounce time programmed by the Control2 register Bit<10:9> and latch on for a minimum time programmed by Control2 register Bit<8:6>.

In battery only and Low Power mode, the DCProchot# threshold is set by Control0 register Bit<4:3>.

In battery only mode, DCProchot# function works only when PSYS is enabled, since enabling PSYS will activate the internal comparator reference. The Information register Bit<15> indicates if the internal comparator reference is active or not. When adapter is present, the internal comparator reference is always active.

TABLE 10. DCPROCHOT# REGISTER 0x48H (10mΩ SENSING RESISTOR, 256mA STEP, x18 GAIN)

Setting PROCHOT# Debounce Time and Duration Time

Control2 register Bit<10:9> configures the PROCHOT# signal debounce time before its assertion for ACProchot# and DCProchot#. The low system voltage Prochot# has a fixed debounce time of 10µs.

Control2 register Bit<8:6> configures the minimum duration of Prochot# signal once asserted.

Control Registers

Control0, Control1 and Control2 registers configure the operation of the ISL9237. To change certain functions or options after POR, write an 8-bit control command to Control0 register (0x39H or 0b00111001) or a 16-bit control command to Control1 register (0x3CH or 0b00111100) or Control2 register (0x3DH or 0b00111101) using the Write-word protocol shown in [Figure 24](#page-15-8) and the data format shown in $\underline{\text{Tables 11}}$, $\underline{\text{12}}$ and $\underline{\text{13}}$ $\underline{\text{13}}$ $\underline{\text{13}}$, respectively.

TABLE 11. CONTROL0 REGISTER 0x39H

TABLE 12. CONTROL1 REGISTER 0x3CH

TABLE 13. CONTROL2 REGISTER 0x3DH

TABLE 13. CONTROL2 REGISTER 0x3DH (Continued)

OTGVoltage Register

To set the OTG mode output regulation voltage, write a 16-bit OTGVoltage command (0x49H or 0b01001001) using the Write-word protocol shown in [Figure 24 on page 16](#page-15-8) and the data format as shown in [Table 14](#page-23-1).

The OTGVoltage register accepts any voltage command, however, only the valid register bits will be written to the register, and the maximum value is clamped at 5.376V and the minimum value is clamped at 4.864V.

TABLE 14. OTGVOLTAGE REGISTER 0x49H

TABLE 14. OTGVOLTAGE REGISTER 0x49H (Continued)

BIT	DESCRIPTION
<11>	$0 = Add$ OmV of OTG voltage $1 = Add 2048mV$ of OTG voltage
<12>	$0 = Add$ OmV of OTG voltage $1 = Add 4096mV of OTG voltage$
<15:13>	Not used
Range	$<$ 12:7> = 101010, maximum 5.376V <12:7> = 100110, minimum 4.864V

OTGCurrent Register

To set the OTG mode output current limit threshold, write a 16-bit OTGVoltage command (0x4AH or 0b01001010) using the Write-word protocol shown in [Figure 24 on page 16](#page-15-8) and the data format as shown in [Table 15](#page-24-3).

The OTGCurrent register accepts any current command, however, only the valid register bits will be written to the register, and the maximum value is clamped at 4096mA for $R_{s1} = 20 \text{m}\Omega$.

Information Register

The Information Register contains SMBus readable information about manufacturing and operating modes. [Table 16](#page-24-2) identifies the bit locations of the information available.

TABLE 16. INFORMATION REGISTER 0x3AH (Continued)

Application Information

R3[™] Modulator

FIGURE 27. R3™ MODULATOR OPERATION PRINCIPLES IN DYNAMIC RESPONSE

FIGURE 28. DIODE EMULATION

The ISL9237 uses the Intersil patented R3™ (Robust Ripple Regulator) modulation scheme. The R3™ modulator combines the best features of fixed frequency PWM and hysteretic PWM while eliminating many of their shortcomings. [Figure 25](#page-25-2)

conceptually shows the R3 m modulator circuit and [Figure 26](#page-25-3)</sup> shows the operation principles in steady state.

There is a fixed voltage window between VW and COMP. This voltage window is called the VW window in the following discussion. The modulator charges the ripple capacitor C_R with a current source equal to $g_m(V_{IN} - V_O)$ during PWM on-time and discharges the ripple capacitor C_R with a current source equal to $g_{m}V_{0}$, during PWM off-time, where g_{m} is a gain factor. The C_r voltage V_{CR} therefore emulates the inductor current waveform. The modulator turns off the PWM pulse when V_{CR} reaches VW and turns on the PWM pulse when it reaches COMP.

Since the modulator works with V_{cr} , which is a large amplitude and noise free synthesized signal, it achieves lower phase jitter than conventional hysteretic mode modulator.

[Figure 27](#page-25-4) shows the operation principles during dynamic response. The COMP voltage rises during dynamic response, turning on PWM pulses earlier and more frequently temporarily, which allows for higher control loop bandwidth than conventional fixed frequency PWM modulator at the same steady state switching frequency.

The R3™ modulator can operate in Diode Emulation (DE) mode to increase light-load efficiency. In DE mode the low-side MOSFET conducts when the current is flowing from source-to-drain and does not allow reverse current, emulating a diode. As shown in [Figure 28](#page-25-5), when LGATE is on, the low-side MOSFET carries current, creating negative voltage on the phase node due to the voltage drop across the ON-resistance. The IC monitors the current by monitoring the phase node voltage. It turns off LGATE when the phase node voltage reaches zero to prevent the inductor current from reversing the direction and creating unnecessary power loss.

If the load current is light enough, as **Figure 28** shows, the inductor current will reach and stay at zero before the next phase node pulse and the regulator is in Discontinuous Conduction Mode (DCM). If the load current is heavy enough, the inductor current will never reach 0A and the regulator is in CCM although the controller is in DE mode.

[Figure 29](#page-25-6) shows the operation principle in diode emulation mode at light load. The load gets incrementally lighter in the three cases from top to bottom. The PWM on-time is determined by the VW window size, therefore is the same, making the inductor current triangle the same in the three cases. The $R3^{tm}$ modulator clamps the ripple capacitor voltage V_{CR} in DE mode to make it mimic the inductor current. It takes the COMP voltage longer to hit V_{CR} , naturally stretching the switching period. The inductor current triangles move further apart from each other, such that the inductor current average value is equal to the load current. The reduced switching frequency helps increase light-load efficiency.

ISL9237 Buck-Boost Charger with USB OTG

The ISL9237 buck-boost charger drives an external N-channel MOSFET bridge comprised of two transistor pairs as shown in [Figure 30.](#page-26-1) The first pair, Q1 and Q2, is a buck arrangement with the transistor center tap connected to an inductor "input" as is the case with a buck converter. The second transistor pair, Q3 and Q4, is a boost arrangement with the transistor center tap

connected to the same inductor's "output" as is the case with a boost converter. This arrangement supports bucking from a voltage input higher than the battery and also boosting from a voltage input lower than the battery.

In Buck mode, Q1 and Q2 turn on and off alternatively, while Q3 remains off and Q4 remains on.

In Boost mode, Q3 and Q4 turn on and off alternatively, while Q1 remains on and Q2 remains off.

In Buck-boost mode, Q1 and Q3 is turned on and off at the same time and alternatively with Q2 and Q4, which turned off and on at the same time.

In OTG mode, Q3 and Q4 turn on and off alternatively as a buck regulator with V_{BAT} as the input, while Q1 remains on and Q2 remains off with the CSIP pin as the output sensing point.

FIGURE 30. BUCK-BOOST CHARGER TOPOLOGY

The ISL9237 optimizes the operation mode transition algorithm by considering the input and output voltage ratio and the load condition. When adapter voltage V_{ADP} is rising and is higher than 94% of the system bus voltage VSYS, ISL9237 will transit from Boost mode to Buck-boost mode; if V_{ADP} is higher than 120% of VSYS, ISL9237 will forcedly transit from Buck-boost mode to Buck mode at any circumstance. At heavier load, the mode transition point changes accordingly to accommodate the duty cycle change due to the power loss on the charger circuit.

When the adapter voltage V_{ADP} is falling and is lower than 106% of the system bus voltage VSYS, ISL9237 will transit from Buck mode to Buck-boost mode; if V_{ADP} is lower than 80% of VSYS, ISL9237 will transit from Buck-boost mode to Boost mode.

FIGURE 31. OPERATION MODE

When the OTG function is enabled with SMBus command and OTGEN pin, and if battery voltage V_{BAT} is higher than 5.8V, ISL9237 operates in the reverse Buck mode, Q4, Q3 and L1 consists of the reverse buck regulator, Q1 is turned on and Q2 is turned off. For reverse buck, there is one digital bit to control ASGATE. OTG mode is not available for 1-cell battery systems.

The ISL9237 connects the system voltage rail to either the output of the buck-boost switcher or the battery. In Turbo event, the ISL9237 will turn on the BGATE FET to discharge the battery so the battery works with the adapter together to supply the system power.

Soft-Start

The ISL9237 includes a low power LDO with nominal 4V output, which input is OR-ed from pins VBAT and ADP. The ISL9237 also includes a high power LDO with nominal 5V output, which input is from the DCIN pin connected to the adapter and the system bus through an external OR-ing diode circuit. Both LDO outputs are tied to the VDD pin to provide the bias power and gate drive power for ISL9237. VDDP pin is the ISL9237 gate drive power supply input. Use an R-C filter to generate the VDDP pin voltage from the VDD pin voltage.

When VDD > 2.7V, the ISL9237 digital block is activated and the SMBus register is ready to communicate with the master controller.

When VADP > 3.2V, after 1.3s or 150ms debounce time set by Control2 register Bit<11> (after VDD POR, for the first time adapter plugged in, the ASGATE turn on delay is always 150ms), ASGATE starts turning on with 10µA sink current. During the 1.3s or 150ms debounce time, ISL9237 uses 'Intersil's patent pending technique to check if the input bus is short or not; if CSIP < 2V or ACIN < 0.8V, ASGATE will not turn on. The soft-start scheme will carefully bias up the input capacitors and protect the back-to-back ASGATE FETs against potential damage caused by the inrush current.

Use a voltage divider from the adapter voltage to set the ACIN pin voltage. The ISL9237 monitors the ACIN pin voltage to determine the presence of the adapter. Once VDD > 3.8V, the ACIN pin voltage exceeds 0.8V and ASGATE is fully turned on, the ISL9237 will allow the external circuit to pull up the ACOK pin. Once ACOK is asserted, ISL9237 will start switching.

ACOK is an open-drain output pin indicating the presence of the adapter and readiness of the adapter to supply power to the system bus. The ISL9237 actively pulls ACOK low in the absence of the adapter.

Before ASGATE turns ON, the ISL9237 will source 10µA of current out of the PROG pin and read the pin voltage to determine the PROG resistor value. The PROG resistor programs the configurations of the ISL9237.

In battery only mode, ISL9237 enters Low Power mode if only battery is present. VDD is 4V from the low power LDO to minimize the power consumption. VDD becomes 5V once it exits the Low Power mode such as when PSYS is enabled.

Programming Charger Option

The resistor from the PROG pin to GND programs the configuration of the ISL9237 for the default number of battery cells in series, the default switching frequency and the default AdapterCurrentLimit1 register value. AdapterCurrentLimit2 register default value is 1.5A. [Table 18](#page-27-2) shows the programing options.

TABLE 18. PROG PIN PROGRAMMING OPTIONS

NOTE:

8. 203kΩ is not standard resistor; use two resistors in series or in parallel to get the closest value.

ISL9237 will use the default number of cells in series as **Table 18** shows and sets the default MaxSystemVoltage register value and default MinSystemVoltage register value accordingly.

The switching frequency can be changed through SMBus Control1 register Bit<9:7> after POR. Refer to the SMBus Control1 register programming table for detailed description.

Before ASGATE turns on, ISL9237 will source 10µA current out of the PROG pin and read the PROG pin voltage to determine the resistor value. However, application environmental noise may pollute the PROG pin voltage and cause incorrect reading. If noise is a concern, it is recommended to connect a capacitor from the PROG pin to GND to provide filtering. The resistor and the capacitor RC time constant should be less than 40µs so the PROG pin voltage can rise to steady state before the ISL9237 reads it.

If ISL9237 is powered up from battery, it will not read the PROG resistor unless PSYS is enabled through SMBus Control1 register Bit<3>. In battery only mode, whenever PSYS is enabled, ISL9237 will read the PROG pin resistor and reset the configuration to the default.

Whenever the adapter is plugged in, ISL9237 will reset the AdapterCurrentLimit1 register to the default by reading PROG pin resistor if it is not read before or by loading the previous reading result.

If PSYS is not enabled, ISL9237 will reset MaxSystemVoltage register and MinSystemVoltage register to their default values according to the PROG pin cell number setting. If PSYS is enabled, ISL9237 will keep the values in these two registers.

By default, the adapter current sensing resistor, R_{s1} , is 20m Ω and the battery current sensing resistor, R_{s2} , is 10mΩ. Using this R_{s1} = 20m Ω and R_{s2} = 10m Ω option would result in 1mA/LSB correlation in the SMBus current commands.

If R_{s1} and R_{s2} values are different from this R_{s1} = 20mΩ and R_{s2} = 10m Ω option, the SMBus command needs to be scaled accordingly to obtain the correct current. Smaller current sense resistor values reduce the power loss while larger current sense resistor values give better accuracy.

If different current sensing resistors are used, the $R_{s1}:R_{s2}$ ratio should be kept as 2:1, then PSYS output can be scaled accordingly to reflect the total system power correctly.

The illustration in this datasheet is based on current sensing resistors R_{s1} = 20mΩ and R_{s2} = 10mΩ unless specified otherwise.

DE Operation

In DE mode of operation, the ISL9237 employs a phase comparator to monitor the PHASE node voltage during the low-side switching FET on-time in order to detect the inductor current zero crossing. The phase comparator needs a minimum on-time of the low-side switching FET for it to recognize inductor current zero crossing. If the low-side switching FET on-time is too short for the phase comparator to successfully recognize the inductor zero crossing, the ISL9237 may lose diode emulation ability. To prevent such a scenario, the ISL9237 employs a minimum low-side switching FET on-time. When the intended low-side switching FET on-time is shorter than the minimum value, the ISL9237 stretches the switching period in order to keep the low-side switching FET on-time at the minimum value, which causes the CCM switching frequency to drop below the set point.

Power Source Selection

The ISL9237 automatically selects the adapter and/or the battery as the source for system power.

The BGATE pin drives a P-channel MOSFET gate that connects/disconnects the battery from the system and the switcher.

The ASGATE pin drives a pair of back-to-back common source PFETs to connect/disconnect the adapter from the system and the battery. Use of the ASGATE pin is optional.

When battery voltage V_{BAT} is higher than 2.4V and adapter voltage V_{ADP} is less than 3.2V, ISL9237 operates in battery only mode. During the battery only mode, ISL9237 turns on the BGATE FET to connect the battery to the system. In battery only mode, the ISL9237 consumes very low power, less than 20µA during this mode. The battery discharging current monitor BMON can be turned on during this mode to monitor the battery discharging current. If the battery voltage V_{BAT} is higher than 5.8V, the system power monitor PSYS function also can be turned on during this mode to monitor system power.

In battery only mode, the USB OTG function can be enabled, see "USB OTG (On-the-Go)" on page 31 for details.

When adapter voltage, V_{ADP} , is more than 3.2V, ISL9237 turns on ASGATE. If V_{DD} is higher than 3.8V, ISL9237 enters in the forward buck, forward boost or forward Buck-boost mode depending upon the adapter and system voltage, VSYS, duty cycle ratio. The system bus voltage is regulated at the voltage set on the MaxSystemVoltage register. If the charge current register is programmed (non-zero), ISL9237 charges the battery either in trickle charging mode or fast charging mode, as long as BATGONE is low.

Battery Learn Mode

The ISL9237 supports battery Learn mode. The ISL9237 enters Battery Learn mode when it receives SMBus Control command.

This mode of operation is used when it is desired to supply the system power from the battery even when the adapter is plugged in, such as calibration of the battery fuel gauge, hence the name "Battery Learn mode".

Upon entering Battery Learn mode the ISL9237 will turn on the BGATE FET when the system bus voltage decays to the battery voltage in order to avoid inrush current from the system bus to the battery.

In Battery Learn mode, the ISL9237 turns on BGATE, keeps ASGATE on, however, turns off the buck-boost switcher regardless of whether the adapter is present or not.

There are three ways of exiting Battery Learn mode:

- 1. Receive Battery Learn mode exit command through SMBus.
- 2. Battery voltage is less than MinSystemVoltage register setting (according to Control1 register Bit<12> setting).
- 3. BATGONE pin voltage goes from logic LOW to HIGH.

In all these cases, the ISL9237 resumes switching immediately to supply power to the system bus from the adapter in order to prevent system voltage collapse.

Turbo Mode Support

Turbo mode refers to the scenario when the system draws more power than the adapter's power rating.

If the adapter current reaches the AdapterCurrentLimit1 register set value (or AdapterCurrentLimit2 register set value, if two-level adapter current limit function is enabled), or the adapter input voltage drops to the input voltage regulation reference set by Control0 register 0x39H Bit<1:0>, the ISL9237 will limit the input power by regulating the adapter current at AdapterCurrentLimit1/2 register set value, or by regulating the adapter voltage at the input voltage regulation reference point.

In Turbo mode, the system bus voltage VSYS will drop automatically or the charging current will drop automatically to limit the adapter input power. If the VSYS pin voltage is 150mV lower than the VBAT pin voltage, BGATE FET will turn on, such that the battery supplies the rest of the power required by the system.

If the ISL9237 detects 150mA charging current or if the battery discharging current is less than 300mA for longer than 20ms, it will turn off BGATE to exit Turbo mode. Refer to [Table 19](#page-29-4) for BGATE control logic.

TABLE 19. BGATE ON/OFF TRUTH TABLE

Two-Level Adapter Current Limit

In a real system, Turbo event usually does not last very long. It is often no longer than milliseconds, a time length during which the adapter can supply current higher than its DC rating. The ISL9237 employs two-level adapter current limit in order to fully take advantage of adapter's surge capability and minimize the power drawn from the battery.

[Figure 32](#page-29-5) shows the two SMBus programmable adapter current limit levels, AdapterCurrentLimit1 and AdapterCurrentLimit2, as well as the durations t1 and t2. The two-level adapter current limit function is initiated when the adapter current is less than 100mA lower than the AdapterCurrentLimit1 register setting and it starts at AdapterCurrentLimit2 for t2 duration and then changes to AdapterCurrentLimit1 for t1 duration before repeating the pattern. These parameters can set adapter current limit with an envelope that allows the adapter to temporarily

output surge current without requiring the charger to enter Turbo mode. Such operation maximizes battery life.

AdapterCurrentLimit1 register value can be higher or lower than AdapterCurrentLimit2 value.

The two-level adapter current limit function can be enabled and disabled through SMBus Control2 register Bit<12>. When the two-level adapter current limit function is disabled, only AdapterCurrentLimit1 value is used as the adapter current limit and AdapterCurrentLimit2 value is ignored.

FIGURE 32. TWO LEVEL ADAPTER CURRENT LIMIT

Current Monitor

The ISL9237 provides an adapter current monitor or a battery discharging current monitor through the AMON/BMON pin. The AMON output voltage is 18x the (CSIP-CSIN) voltage and the BMON output voltage is 18x the (CSON-CSOP) voltage.

AMON and BMON function can be enabled or disabled through SMBus Control1 register Bit<5> and Bit<4> as Table 12 on [page 22](#page-21-0) shows.

PSYS Monitor

The ISL9237 PSYS pin provides a measure of the instantaneous power consumption of the entire platform. The PSYS pin outputs a current source described by **[Equation 1](#page-29-6).**

$$
I_{PSYS} = K_{PSYS} \times (V_{ADP} \times I_{ADP} + V_{BAT} \times I_{BAT})
$$
 (EQ. 1)

K_{PSYS} is based on current sensing resistor R_{S1} = 20m Ω and R_{S2} = 10mΩ. V_{ADP} is the adapter voltage in volts, I_{ADP} is the adapter current in amperes, V_{BAT} is the battery voltage and I_{BAT} is the battery discharging current. When the battery is discharging, I_{BAT} is a positive value; when the battery is being charged, I_{BAT} is a negative value. The battery voltage V_{BAT} is detected through the CSON pin to maximize the power monitor accuracy in NVDC configuration trickle charge mode.

The R_{s1} to R_{s2} ratio must be 2:1 for a valid power calculation to occur. If the resistance values are higher (or lower) than the suggested values above, K_{PSYS} will be proportionally higher (or lower). As an example, if R_{s1} = 10mΩ and R_{s2} = 5mΩ, then the output current will be half the value for the same power. If the PSYS information is not needed then any $R_{s1}:R_{s2}$ ratio is acceptable.

The PSYS information includes the power loss of the charger circuit and the actual power delivered to the system. Resistor

R_{PSYS} connected between the PSYS pin and GND converts the PSYS information from current to voltage.

PSYS accuracy limits and a typical accuracy scan are shown in [Figure 33 on page 31](#page-30-5).

The PSYS function can be enabled or disabled through SMBus Control1 register Bit<3> as shown in [Table 12 on page 22.](#page-21-0)

In battery only mode, the PSYS function cannot work if the battery voltage is less than 5.8V.

Trickle Charging

The ISL9237 supports trickle charging to an overly discharged battery. It can activate the trickle charging function when the battery voltage is lower than MinSystemVoltage setting. VBAT pin is the battery voltage sense point for trickle charge mode.

To enable trickle charging, set ChargeCurrent register to a non-zero value. To disable trickle charging, set ChargeCurrent register to 0. Refer to **Table 19** for trickle charging control logic.

The trickle charging current can be programmed to be 256mA, 128mA or 64mA through SMBus Control2 register Bit<15:14> in [Table 13 on page 23](#page-22-0).

In trickle charging mode, the ISL9237 regulates the trickle charging current through the buck-boost switcher. Another independent control loop controls the BGATE FET such that the system voltage is maintained at the voltage set in the MinSystemVoltage register. The VSYS pin is the system voltage sensing point in trickle charging mode.

Once the battery voltage is charged the MinSystemVoltage register value, the ISL9237 enters fast charging mode by limiting the charging current at the ChargeCurrentLimit register setting.

System Voltage Regulation

If the battery is absent, or if a battery is present, however, BGATE is turned off, the ISL9237 will regulate the system bus voltage at the MaxSystemVoltage register setting. The VSYS pin is used to sense the system bus voltage.

Charger Timeout

The ISL9237 includes a timer to insure the SMBus master is active and to prevent overcharging the battery. The ISL9237 will terminate charging by turning off BGATE FET if the charger has not received a write command to the MaxSystemVoltage or ChargeCurrent register within 175s. When the charging is terminated by the timeout, the ChargeCurrent register will retain

its value instead of resetting to zero. If a timeout occurs, MaxSystemVoltage or ChargeCurrent register must be written to re-enable charging.

The ISL9237 allows users to disable the charger timeout function through SMBus Control0 register Bit<7> as [Table 11 on page 22](#page-21-1) shows.

USB OTG (On-the-Go)

When the OTG function is enabled with SMBus command and OTGEN pin, and if battery voltage V_{BAT} is higher than 5.8V, ISL9237 operates in the reverse Buck mode, Q4, Q3 and L1 consists of the reverse buck regulator and Q1 remains on and Q2 remains off.

Once ISL9237 receives the command to enable the OTG function, it will start switching after the 1.3s or 150ms debounce time set by Control2 register Bit<13>. Once the OTG output voltage is between 4.2V and 6V, OTG power-good OTGPG will assert to High. Moreover, Control2 register Bit<5> can be used to turn ASGATE FET off to cut off the OTG output.

Before OTG mode starts switching, the CSIP pin voltage needs to drop below the OTG output overvoltage protection threshold of 6V first.

The default OTG output voltage is 5.12V. The OTGVoltage register 0x49H can be used to configure the OTG output voltage.

The default OTG output current is limited at 512mA through R_{s1} . The OTGCurrent register 0x4AH can be used to adjust the OTG output current limit.

ISL9237 includes the OTG output undervoltage and overvoltage protection functions. The UVP threshold is 4.2V and the OVP threshold is 6V.

Once UV is detected, ISL9237 will stop switching and turn off ASGATE and deassert OTGPG. Once OTG output increases above 4.5V, after 1.3s or 150ms debounce time set by Control2 register Bit<13>, it will resume switching.

Once OV is detected, ISL9237 will stop switching and deassert OTGPG. It will resume switching after 100µs once OTG voltage drops below 5.7V.

BATGONE needs to be low to enable OTG mode. OTG mode is not available for 1-cell battery systems.

Stand-Alone Comparator

The ISL9237 includes a general purpose stand-alone comparator. OTGEN/CMIN pin is the comparator input. The internal comparator reference is connected to the inverting input of the comparator and can be configured as 1.2V or 2V through SMBus Control2 register Bit<4>. The comparator output is the OTGPG/CMOUT pin and the output polarity when the comparator is tripped can be configured through SMBus register bit.

When Control2 register Bit<2> = 0 for normal comparator output polarity, if CMIN > Reference then CMOUT = High; if CMIN < Reference then CMOUT = Low.

When Control2 register Bit<2> = 1 for inversed comparator output polarity, if CMIN > Reference then CMOUT = Low; if CMIN < Reference then CMOUT = High.

In battery only mode, the stand-alone comparator is disabled unless PSYS is enabled through SMBus Control1 register Bit<3> to enable the internal reference, which is indicated through Information register Bit<15>.

[Table 20](#page-31-0) shows the OTG mode and the stand-alone comparator truth table.

TABLE 20. OTG AND COMPARATOR TRUTH TABLE

Adapter Overvoltage Protection

If the ADP pin voltage exceeds 23.4V for more than 10µs, the ISL9237 will consider an adapter overvoltage condition has occurred. It will turn off the ASGATE MOSFETs to isolate the adapter from the system, deassert the ACOK signal by pulling it low and stop switching. BGATE will turn on for the battery to support the system load. Once ADP voltage drops below 23.04V from more than 100µs, it will start to turn on ASGATE and start switching.

System Overvoltage Protection

The ISL9237 provides system rail overvoltage protection. If the system voltage VSYS is 600mV higher than MaxSystemVoltage register set value, it will declare the system overvoltage and stop switching. It will resume switching without the 1.3s or 150ms debounce once VSYS drops 300mV below the system overvoltage threshold.

Way Overcurrent Protection (WOCP)

In the case that the system bus is shorted, either a MOSFET short or an inductor short, the input current could be high. ISL9237 includes input overcurrent protection to turn off the ASGATE and stop switching.

The ISL9237 provides adapter current and battery discharging current WOCP (Way Overcurrent Protection) function against the MOSFET short, system bus short and inductor short scenarios. ISL9237 monitors the CSIP-CSIN voltage and CSON-CSOP voltage, compares them with the WOCP threshold 12A for adapter current and 16A for battery discharge current.

When the WOC comparator is tripped, ISL9237 counts one time within each 20µs. Whenever ISL9237 counts WOC to 7 times in 656ms, it turns off ASGATE, deasserts ACOK and stops switching immediately. After the 1.3s or 150ms debounce time set by Control2 register Bit<11>, it goes through the start-up sequence to retry.

The WOCP function can be disabled through Control2 register Bit<1>.

Over-Temperature Protection

The ISL9237 turns off the internal LDO for self protection when the junction temperature exceeds +140°C. The internal LDO stays off until the junction temperature falls below +120°C.

The ISL9237 stops switching after declaring over-temperature protection.

Once the temperature falls below +120°C, and after a 100µs delay, the ISL9237 will enable the internal LDO and the ISL9237 will resume operation.

Switching Power MOSFET Gate Capacitance

The ISL9237 includes an internal 5V LDO output at VDD pin, which can be used to provide the switching MOSFET gate driver power through VDDP pin with an R-C filter. The 5V LDO output overcurrent protection threshold is 70mA nominal. When selecting the switching power MOSFET, the MOSFET gate capacitance should be considered carefully to avoid overloading the 5V LDO, specially in Buck-boost mode when four MOSFETs switching at the same time. For one MOSFET, the gate drive current can be estimated by **[Equation 2](#page-32-5):**

$$
I_{\text{driver}} = Q_g \bullet f_{\text{SW}} \tag{Eq. 2}
$$

Where:

- Q_g is the total gate charge, which can be found in the MOSFET datasheet
- f_{SW} is switching frequency

Adapter Input Filter

The adapter cable parasitic inductance and capacitance could cause some voltage ringing or an overshoot spike at the adapter connector node when the adapter is hot plugged in. This voltage spike could damage the ASGATE MOSFET or the ISL9237 pins connecting to the adapter connector node. One low cost solution is to add an RC snubber circuit at the adapter connector node to clamp the voltage spike as shown in $Figure 34$. A practical value of the RC snubber is 2.2 Ω to 2.2µF while the appropriate values and power rating should be carefully characterized based on the actual design. Meanwhile, it is not recommended to add a pure capacitor at the adapter connector node, which can cause an even bigger voltage spike due to the adapter cable or the adapter current path parasitic inductance.

FIGURE 34. ADAPTER INPUT RC SNUBBER CIRCUIT

General Application Information

This design guide is intended to provide a high-level explanation of the steps necessary to design a single-phase power converter. It is assumed that the reader is familiar with many of the basic skills and techniques referenced in the following section. In addition to this guide, Intersil provides complete reference designs that include schematics, bill of materials and example board layouts.

Select the LC Output Filter

The duty cycle of an ideal buck converter in CCM is a function of the input and the output voltage. This relationship is written by [Equation 3:](#page-33-3)

$$
D = \frac{V_{OUT}}{V_{IN}} \tag{Eq. 3}
$$

The output inductor peak-to-peak ripple current is written by [Equation 4:](#page-33-4)

$$
I_{P\text{-}P} = \frac{V_{OUT} \cdot (1 - D)}{f_{SW} \cdot L} \tag{Eq. 4}
$$

A typical step-down DC/DC converter will have an I_{P-P} of 20% to 40% of the maximum DC output load current for a practical design. The value of I_{P-P} is selected based upon several criteria such as MOSFET switching loss, inductor core loss and the resistive loss of the inductor winding.

The DC copper loss of the inductor can be estimated by [Equation 5:](#page-33-5)

$$
P_{\text{COPPER}} = I_{\text{LOAD}}^2 \cdot \text{DCR}
$$
 (EQ.5)

Where I_{LOAD} is the converter output DC current.

The copper loss can be significant so attention has to be given to the DCR selection. Another factor to consider when choosing the inductor is its saturation characteristics at elevated temperatures. A saturated inductor could cause destruction of circuit components.

A DC/DC buck regulator must have output capacitance C_0 into which ripple current I_{P-P} can flow. Current I_{P-P} develops a corresponding ripple voltage V_{P-P} across C_{O} , which is the sum of the voltage drop across the capacitor ESR and of the voltage change stemming from charge moved in and out of the capacitor. These two voltages are written by **[Equations 6](#page-33-6)** and \overline{I} :

$$
\Delta V_{ESR} = I_{P-P} \cdot ESR
$$
 (EQ. 6)

$$
\Delta V_{\rm C} = \frac{I_{\rm P.P}}{8 \cdot C_{\rm O} \cdot f_{\rm SW}}
$$
 (EQ. 7)

If the output of the converter has to support a load with high pulsating current, several capacitors will need to be paralleled to reduce the total ESR until the required V_{P-P} is achieved. The inductance of the capacitor can cause a brief voltage dip if the load transient has an extremely high slew rate. Low inductance capacitors should be considered in this scenario. A capacitor dissipates heat as a function of RMS current and frequency. Be sure that I_{P-P} is shared by a sufficient quantity of paralleled capacitors so that they operate below the maximum rated RMS current at f_{SW}. Take into account that the rated value of a

capacitor can fade as much as 50% as the DC voltage across it increases.

Select the Input Capacitor

The important parameters for the input capacitance are the voltage rating and the RMS current rating. For reliable operation, select capacitors with voltage and current ratings above the maximum input voltage and capable of supplying the RMS current required by the switching circuit. Their voltage rating should be at least 1.25x greater than the maximum input voltage, while a voltage rating of 1.5x is a preferred rating. [Figure 35](#page-33-7) is a graph of the input capacitor RMS ripple current, normalized relative to output load current, as a function of duty cycle and is adjusted for converter efficiency. The normalized RMS ripple current calculation is written as **Equation 8:**

$$
I_{C_{1N}(RMS, NORMALIZED)} = \frac{I_{MAX} \cdot \sqrt{D \cdot (1 - D) + \frac{D \cdot k^{2}}{12}}}{I_{MAX}}
$$
(EQ. 8)

Where:

- \cdot I_{MAX} is the maximum continuous I_{LOAD} of the converter
- \cdot k is a multiplier (0 to 1) corresponding to the inductor peak-to peak ripple amplitude expressed as a ratio of I_{MAX} (0 to 1)
- D is the duty cycle that is adjusted to take into account the efficiency of the converter, which is written as **Equation 9:**

$$
D = \frac{V_{OUT}}{V_{IN} \cdot EFF}
$$
 (EQ. 9)

In addition to the capacitance, some low ESL ceramic capacitance is recommended to decouple between the drain of the high-side MOSFET and the source of the low-side MOSFET.

Select the Switching Power MOSFET

Typically, a MOSFET cannot tolerate even brief excursions beyond their maximum drain-to-source voltage rating. The MOSFETs used in the power stage of the converter should have a maximum VDS rating that exceeds the sum of the upper voltage tolerance of the input power source and the voltage spike that occurs when the MOSFET switches off.

There are several power MOSFETs readily available that are optimized for DC/DC converter applications. The preferred high-side MOSFET emphasizes low gate charge so that the device spends the least amount of time dissipating power in the linear region. Unlike the low-side MOSFET which has the drain-to-source voltage clamped by its body diode during turn off, the high-side MOSFET turns off with a VDS of approximately $V_{IN} - V_{OUIT}$, plus the spike across it. The preferred low-side MOSFET emphasizes low $r_{DS(ON)}$ when fully saturated to minimize conduction loss. It should be noted that this is an optimal configuration of MOSFET selection for low duty cycle applications (D < 50%). For higher output, low input voltage solutions, a more balanced MOSFET selection for high- and low-side devices may be warranted.

For the low-side (LS) MOSFET, the power loss can be assumed to be conductive only and is written as **[Equation 10](#page-34-0):**

$$
P_{CON_LS} \approx I_{LOAD}^{2} \cdot r_{DS(ON)_LS} \cdot (1 - D)
$$
 (EQ. 10)

For the high-side (HS) MOSFET, or conduction loss is written by **[Equation 11:](#page-34-1)**

$$
P_{CON_HS} = I_{LOAD}^{2} \cdot r_{DS(ON)_HS} \cdot D
$$
 (EQ. 11)

For the high-side MOSFET, the switching loss is written as [Equation 12](#page-34-2):

$$
P_{SW_HS} = \frac{V_{IN} \cdot V_{VALLEY} \cdot t_{SWON} \cdot f_{SW}}{2} + \frac{V_{IN} \cdot I_{PEAK} \cdot t_{SWOFF} \cdot f_{SW}}{2}
$$
(EQ. 12)

Where:

- I_{VALLEY} is the difference of the DC component of the inductor current minus 1/2 of the inductor ripple current.
- I_{PEAK} is the sum of the DC component of the inductor current plus 1/2 of the inductor ripple current.
- t_{SW(ON)} is the time required to drive the device into saturation.
- t_{SW(OFF)} is the time required to drive the device into cut-off.

Select the Bootstrap Capacitor

The selection of the bootstrap capacitor is written by [Equation 13:](#page-34-3)

$$
C_{\text{BOOT}} = \frac{Q_g}{\Delta V_{\text{BOOT}}} \tag{EQ. 13}
$$

Where:

- Q_g is the total gate charge required to turn on the high-side MOSFET.
- ΔV_{BOOT} , is the maximum allowed voltage decay across the boot capacitor each time the high-side MOSFET is switched on.

As an example, suppose the high-side MOSFET has a total gate charge Q_g, of 25nC at V_{GS} = 5V and a Δ V_{BOOT} of 200mV. The calculated bootstrap capacitance is 0.125µF; for a comfortable margin, select a capacitor that is double the calculated capacitance. In this example, 0.22µF will suffice. Use an X7R or X5R ceramic capacitor.

KENESAS

ISL9237

Layout Guidelines

Revision History The revision history provided is for informational purposes only and is believed to be accurate, however, not warranted. Please go to the web to make sure that you have the latest revision.

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at [www.intersil.com.](http://www.intersil.com?utm_source=intersil&utm_medium=datasheet&utm_campaign=isl9237-ds-about)

You may report errors or suggestions for improving this datasheet by visiting [www.intersil.com/ask](http://www.intersil.com/en/support.html?OrganizationID=784358&p=createnewticket&p_href=http%3A%2F%2Fwww.intersil.com%2Fen%2Fsupport.html).

For a listing of definitions and abbreviations of common terms used in our documents, visit: [www.intersil.com/glossary.](http://www.intersil.com/glossary?utm_source=intersil&utm_medium=datasheet&utm_campaign=isl9237-ds-about)

Reliability reports are also available from our website at [www.intersil.com/support](http://www.intersil.com/en/support/qualandreliability.html?utm_source=intersil&utm_medium=datasheet&utm_campaign=isl9237-ds-about#reliability).

© Copyright Intersil Americas LLC 2016-2017. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

[Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted](http://www.intersil.com/en/products.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer) in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html?utm_source=Intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com?utm_source=intersil&utm_medium=datasheet&utm_campaign=disclaimer-ds-footer)

Package Outline Drawing

For the most recent package outline drawing, see [L32.4x4A](http://www.intersil.com/content/dam/intersil/documents/l32_/l32.4x4a.pdf).

L32.4x4A

32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 5, 2/16

NOTES:

- **Dimensions in () for Reference Only. 1. Dimensions are in millimeters.**
- **Dimensioning and tolerancing conform to ASME Y14.5m-1994. 2.**
- **Unless otherwise specified, tolerance: Decimal ±0.05 3.**
- **between 0.15mm and 0.25mm from the terminal tip. Dimension applies to the metallized terminal and is measured 4.**
- **Tiebar shown (if present) is a non-functional feature. 5.**
- **located within the zone indicated. The pin #1 identifier may be The configuration of the pin #1 identifier is optional, but must be 6. either a mold or mark feature.**

