## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

401.0

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment, submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



Low-Voltage AS Microcomputers with On-Chip LCD Circuit

REJ03B0051-0600H Rev. 6.00 Sep.08.2003

#### **Description**

The HD404889, HD404899, and HD404868 Series comprise low-voltage, 4-bit single-chip microcomputers with a variety of on-chip supporting functions that include an LCD circuit, A/D converter, multifunctional timers, and large-current I/O pins. These devices are suitable for system and display panel control in a wide range of applications, including pagers, remote controllers, and home appliances equipped with an LCD display.

The HD404878 Series comprises low-voltage, 4-bit single-chip microcomputers with no on-chip A/D converter.

Each series is equipped with a 32.768 kHz sub-resonator for realtime clock use, providing a time counting facility, and a variety of low-power modes to reduce current drain.

The HD4074889, HD4074899, and HD4074869 are ZTAT<sup>TM</sup> microcomputers with on-chip PROM that drastically shortens development time and ensures a smooth transition from debugging to mass production. (The PROM programming specifications are the same as for the 27256 type.)

ZTAT<sup>TM</sup>: Zero Turn-Around Time. ZTAT<sup>TM</sup> is a trademark of Renesas Technology Corp.

#### **Features**

• 46 I/O pins (HD404889/HD404899/HD404878 Series)

41 I/O pins (HD404868 Series)

Large-current I/O pins (source: 10 mA max.):4

Large-current I/O pins (sink: 15 mA max.): 8 (HD404889/HD404899/HD404878 Series)

6 (HD404868 Series)

LCD segment multiplexed pins:16

Analog input multiplexed pins: 6 (HD404889 and HD404899 Series)

4 (HD404868 Series)

Four Timer/counters

8-bit timer: 2 (HD404889/HD404899/HD404878 Series)

1 (HD404868 Series)

16-bit timer: 1 (Can also be used as two 8-bit timer)

- 8-bit input capture circuit (HD404889/HD404899/HD404878 Series)
- Two timer outputs (including PWM out-put)
- Two event counter inputs (edge-programmable) (HD404889/HD404899/HD404878 Series)

One event counter input (edge-programmable) (HD404868 Series)

- Clock-synchronous 8-bit serial interface
- A/D converter

6 channels × 8-bit (HD404889 Series)

6 channels × 10-bit (HD404899 Series)

4 channels × 10-bit (HD404868 Series)

LCD controller/driver (32 segments × 4 commons) (HD404889/HD404899/HD404878 Series)

(24 segments × 4 commons) (HD404868 Series)

- On-chip oscillators
  - Main clock (ceramic resonator, crystal resonator, or external clock operation possible)
  - Sub-clock (32.768 kHz crystal resonator)
- Interrupts

External: 3 (including one edge-programmable)

Internal: 6 (HD404889 and HD404899 Series)

: 5 (HD404878 and HD404868 Series)

- Subroutine stack up to 16 levels, including interrupts
- Four Low-power dissipation modes
- Module standby (timers, serial interface, A/D converter)
- System clock division software switching (1/4 or 1/32)
- Inputs for return from stop mode (wakeup): 4
- Instruction execution time

Min. 0.89  $\mu s$  ( $f_{osc} = 4.5 \text{ MHz}$ )

• Operation voltage

1.8 V to 5.5 V

### **Cautions about operation!**

- Electrical properties presented on the data sheet for the mask ROM and ZTAT<sup>™</sup> versions will surely and sufficiently satisfy the standard values. However, real capabilities, operation margin, noise margin, and other properties may vary depending on differences of manufacturing processes, internal wiring patterns, etc. Therefore, it is requested for users to carry out an evaluation test for each product on an actual system under the same conditions to see its operation.
- Memory register, data area, and stack area values are unstable immediately after power is turned on. They must be initialized before use.

#### **Ordering Information**

#### HD404889 Series

| Туре               | Product Name | Model Name  | ROM (Words)  | RAM (Digits) | Package                                   |
|--------------------|--------------|-------------|--------------|--------------|---|
| Mask ROM           | HD404888     | HD404888H   | 8,192        | 1,344        | 80-pin plastic QFP<br>(FP-80A)            |
|                    |              | HD404888TE  | _            |              | 80-pin plastic TQFP (TFP-80C)             |
|                    | HD4048812    | HD4048812H  | 12,288       | _            | 80-pin plastic QFP<br>(FP-80A)            |
|                    |              | HD4048812TE | <b>A</b>     |              | 80-pin plastic TQFP (TFP-80C)             |
|                    | HD404889     | HD404889H   | 16,384       | _            | 80-pin plastic QFP<br>(FP-80A)            |
|                    |              | HD404889TE  | Ç            |              | 80-pin plastic TQFP (TFP-80C)             |
|                    | HCD404889    | HCD404889   | <del>-</del> |              | Chip* <sup>2</sup>                        |
| ZTAT <sup>TM</sup> | HD4074889    | HD4074889H  | 16,384       | Cx           | 80-pin plastic QFP* <sup>1</sup> (FP-80A) |
|                    |              | HD4074889TE | _            | •            | 80-pin plastic TQFP*1 (TFP-80C)           |

Notes: 1. ZTAT<sup>™</sup> chip shipment is not supported.

The specifications of shipped chips differ from those of the package product. Please contact our sales staff for details.

#### HD404899 Series

| Туре               | <b>Product Name</b> | Model Name  | ROM (Words) | RAM (Digits) | Package                                     |
|--------------------|---------------------|-------------|-------------|--------------|---|
| Mask ROM           | HD404898            | HD404898H   | 8,192       | 1,344        | 80-pin plastic QFP<br>(FP-80A)              |
|                    |                     | HD404898TE  | _           |              | 80-pin plastic TQFP<br>(TFP-80C)            |
|                    | HD4048912           | HD4048912H  | 12,288      | _            | 80-pin plastic QFP<br>(FP-80A)              |
|                    |                     | HD4048912TE | _           |              | 80-pin plastic TQFP<br>(TFP-80C)            |
|                    | HD404899            | HD404899H   | 16,384      | _            | 80-pin plastic QFP<br>(FP-80A)              |
|                    |                     | HD404899TE  | _           |              | 80-pin plastic TQFP<br>(TFP-80C)            |
|                    | HCD404899           | HCD404899   | _           |              | Chip* <sup>2</sup>                          |
| ZTAT <sup>TM</sup> | HD4074899           | HD4074899H  | 16,384      | _            | 80-pin plastic QFP* <sup>1</sup> (FP-80A)   |
|                    |                     | HD4074899TE | _           |              | 80-pin plastic TQFP* <sup>1</sup> (TFP-80C) |

Notes: 1. ZTAT<sup>™</sup> chip shipment is not supported.

2. The specifications of shipped chips differ from those of the package product. Please contact our sales staff for details. In planning stage.

#### HD404878 Series

| Туре        | <b>Product Name</b> | Model Name       | ROM (Words) | RAM (Digits) | Package                          |
|-------------|---------------------|------------------|-------------|--------------|----------------------------------|
| Mask ROM    | HD404874            | HD404874H        | 4,096       | 880          | 80-pin plastic QFP<br>(FP-80A)   |
|             |                     | HD404874TE       | _           |              | 80-pin plastic TQFP (TFP-80C)    |
|             | HD404878            | HD404878H        | 8,192       | _            | 80-pin plastic QFP<br>(FP-80A)   |
|             |                     | HD404878TE       | _           |              | 80-pin plastic TQFP<br>(TFP-80C) |
|             | HCD404878           | HCD404878        | _           |              | Chip* <sup>2</sup>               |
| $ZTAT^{TM}$ | HD4074889 or H      | HD4074899 is use | ed.*1       |              |                                  |

Notes: 1. ZTAT<sup>™</sup> chip shipment is not supported.

2. The specifications of shipped chips differ from those of the package product. Please contact our sales staff for details. In planning stage.

#### HD404868 Series

| Product Name | Model Name           | ROM (Words)  | RAM (Digits)  | Package   |
|--------------|----------------------|--|---|---|
| HD404864     | HD404864H            | 4,096  | 408   | 64-pin plastic QFP<br>(FP-64A)  |
|              | HD404864S            | _  |   | 64-pin plastic DILP<br>(DP-64S)   |
| HD404868     | HD404868H            | 8,192  | _   | 64-pin plastic QFP<br>(FP-64A)  |
|              | HD404868S            | _  |   | 64-pin plastic DILP<br>(DP-64S)   |
| HCD404868    | HCD404868            | _  |   | Chip*1  |
| HD4074869    | HD4074869H           | 16,384   | _   | 64-pin plastic QFP<br>(FP-64A)  |
| 1            | HD4074869S           | _  |   | 64-pin plastic DILP<br>(DP-64S)   |
|              |                      | 0,00   | Y-0-  |   |
|              | HD404868<br>HD404868 | HD404868S HD404868H HD404868S HCD404868 HCD404868 HD4074869H HD4074869S  Ranning stage | HD404864 HD404864H 4,096  HD404868S HD404868S  HCD404868 HCD404868 HD4074869 HD4074869H 16,384  HD4074869S  Ianning stage | HD404864 HD404864H 4,096 408  HD404868 HD404868H 8,192  HD404868 HCD404868  HD4074869 HD4074869H 16,384  HD4074869S |

## **List of Functions**


| Product N                          | lame      |                         | HD404888                          | HCD404889           |                  |             |  |  |
|------------------------------------|-----------|-------------------------|-----------------------------------|---------------------|------------------|-------------|--|--|
| ROM (wor                           | ds)       |                         | 8,192 12,288 16,384               |                     |                  |             |  |  |
| RAM (digit                         | t)        |                         | 1,344                             |                     |                  |             |  |  |
| I/O                                |           |                         |                                   | 46 (m               | nax)             |             |  |  |
| ī                                  | _arge-cı  | urrent I/O pins         | 4 (sou                            | ırce, 10 mA max)    | , 8 (sink, 15 mA | max)        |  |  |
| ī                                  | _CD seg   | gment multiplexed pins  |                                   | 16                  | 6                |             |  |  |
| 7                                  | Analog i  | nput multiplexed pins   |                                   | 6                   |                  |             |  |  |
| Timer/cour                         | nter      |                         | 16-bit tim                        | er: 1 (Can also be  | used as two 8-   | bit timer), |  |  |
|                                    |           |                         |                                   | 8-bit tin           | ner: 2           |             |  |  |
| Ī                                  | nput ca   | pture                   |                                   | 8 bit               | × 1              |             |  |  |
| 7                                  | Timer ou  | utput                   |                                   | 2 (PWM outp         | ut possible)     |             |  |  |
| Ē                                  | Event in  | put                     |                                   | 2 (edge select      | ion possible)    |             |  |  |
| Serial inter                       | rface     |                         |                                   | 1 (8-bit syn        | chronous)        |             |  |  |
| A/D conve                          | rter      |                         |                                   | 8 bits $\times$ 6 o | channels         |             |  |  |
| LCD circui                         | t         |                         | Max. 32 seg × 4 com               |                     |                  |             |  |  |
| Interrupt s                        | ources    | External                | 3 (edge selection possible for 1) |                     |                  |             |  |  |
|                                    |           | Internal                | 6                                 |                     |                  |             |  |  |
| Low-powe                           | r modes   | 3                       |                                   | 4                   |                  |             |  |  |
| -                                  | Stop mo   | de                      |                                   | 0                   |                  |             |  |  |
| 1                                  | Watch m   | node                    | C                                 | 0                   |                  |             |  |  |
| 5                                  | Standby   | mode                    |                                   | 0                   |                  |             |  |  |
| Ş                                  | Subactiv  | ve mode                 |                                   | 0                   |                  |             |  |  |
| Module sta                         | andby     |                         |                                   | 0                   |                  |             |  |  |
| System clo                         | ock divis | sion software switching |                                   | 0                   | 347              |             |  |  |
| Main oscill                        | lator     | Ceramic oscillation     |                                   | 0                   |                  |             |  |  |
|                                    |           | Crystal oscillation     |                                   | 0                   |                  |             |  |  |
| Sub-oscilla                        | ator      | Crystal oscillation     | O (32.768kHz)                     |                     |                  |             |  |  |
| Minimum instruction execution time |           |                         | 0.89µs(f <sub>osc</sub> =4.5MHz)  |                     |                  |             |  |  |
| Operating                          | voltage   | (V)                     | 1.8 to 5.5                        |                     |                  |             |  |  |
| Package                            |           |                         | 80-pin plastic QFP (FP-80A) Chip  |                     |                  |             |  |  |
|                                    |           |                         | 80-pin plastic TQFP (TFP-80C)     |                     |                  |             |  |  |
| Guarantee                          | ed opera  | ation temperature(°C)   |                                   | -20 to +75          |                  | +75         |  |  |


| Product Name |                                 | HD4074889           | HD404898  | HD4048912         | HD404899    |  |  |
|--------------|---------------------------------|---------------------|---|-------------------|-------------|--|--|
| ROM (word    | ds)                             | 16,384PROM          | 8,192   | 12,288            | 16,384      |  |  |
| RAM (digit   | )                               |                     | 1,344   |                   |             |  |  |
| I/O          |                                 |                     | 46 (r   | max)              |             |  |  |
| ī            | arge-current I/O pins           | 4 (sou              | rce, 10 mA max  | ), 8 (sink, 15 mA | max)        |  |  |
| ī            | .CD segment multiplexed pins    |                     | 1   | 6                 |             |  |  |
| P            | Analog input multiplexed pins   |                     | 6   | 6                 |             |  |  |
| Timer/cour   | nter                            | 16-bit time         | r: 1 (Can also b  | e used as two 8-l | bit timer), |  |  |
|              |                                 |                     | 8-bit ti  | mer: 2            |             |  |  |
| -<br>In      | nput capture                    |                     | 8 bit   | t × 1             |             |  |  |
| T            | imer output                     |                     | 2 (PWM out  | out possible)     |             |  |  |
| E            | Event input                     |                     | 2 (edge selec   | tion possible)    |             |  |  |
| Serial inter | face                            |                     | 1 (8-bit syr  | nchronous)        |             |  |  |
| A/D conve    | rter                            | 8 bits × 6 channels |   |                   |             |  |  |
| LCD circuit  |                                 |                     | Max. 32 seg × 4 com                                       |                   |             |  |  |
| Interrupt so | ources External                 |                     | 3 (edge selection possible for 1)                         |                   |             |  |  |
|              | Internal                        |                     | 6   | 6                 |             |  |  |
| Low-power    | modes                           |                     | 2   | 1                 |             |  |  |
| 5            | Stop mode                       |                     | C   | )                 |             |  |  |
| V            | Vatch mode                      |                     | C   | )                 |             |  |  |
| 5            | Standby mode                    |                     |   | )                 |             |  |  |
| 5            | Subactive mode                  |                     |   | )                 |             |  |  |
| Module sta   | indby                           |                     |   | )                 |             |  |  |
| System clo   | ock division software switching |                     |   | )                 |             |  |  |
| Main oscilla | ator Ceramic oscillation        |                     | 0   |                   |             |  |  |
|              | Crystal oscillation             |                     | 0   |                   |             |  |  |
| Sub-oscilla  | tor Crystal oscillation         | O (32.768kHz)       |   |                   |             |  |  |
| Minimum ii   | nstruction execution time       |                     | 0.89µs(f <sub>osc</sub> =4.5MHz)                          |                   |             |  |  |
| Operating    | voltage (V)                     | 2.0 to 5.5          |   |                   |             |  |  |
| Package      |                                 | 80-pin plastic      | 80-pin plastic QFP (FP-80A) 80-pin plastic TQFP (TFP-80C) |                   |             |  |  |
| Guarantee    | d operation temperature(°C)     |                     | -20 to  | o <b>+</b> 75     |             |  |  |


| Product Name          |            |                         | HD40C4899                                  | HD4074899                        | HD404874       | HD404878    |  |
|-----------------------|------------|-------------------------|--|----------------------------------|----------------|-------------|--|
| ROM (w                | ords)      |                         | 16,384                                     | 16,384PROM                       | 4,096          | 8,192       |  |
| RAM (di               | git)       |                         | 1,3  | 344                              | 88             | 30          |  |
| I/O                   |            |                         |  | 46 (m                            | ax)            |             |  |
|                       | Large-c    | urrent I/O pins         | 4 (sou                                     | ırce, 10 mA max),                | 8 (sink, 15 mA | max)        |  |
|                       | LCD se     | gment multiplexed pins  |  | 16                               |                |             |  |
|                       | Analog     | input multiplexed pins  | (  | 6                                | _              | _           |  |
| Timer/co              | unter      |                         | 16-bit time                                | er: 1 (Can also be               | used as two 8- | bit timer), |  |
|                       |            |                         |  | 8-bit tim                        | ner: 2         |             |  |
|                       | Input ca   | apture                  |  | 8 bit                            | × 1            |             |  |
|                       | Timer o    | utput                   |  | 2 (PWM outpo                     | ut possible)   |             |  |
|                       | Event in   | nput                    |  | 2 (edge selecti                  | on possible)   |             |  |
| Serial int            | erface     |                         |  | 1 (8-bit synd                    | chronous)      |             |  |
| A/D conv              | verter     |                         | 10 bits × 6                                | channels                         | _              | _           |  |
| LCD circ              | uit        |                         | Max. $32 \text{ seg} \times 4 \text{ com}$ |                                  |                |             |  |
| Interrupt             | sources    | External                | 3 (edge selection possible for 1)          |                                  |                |             |  |
|                       |            | Internal                | 6 5  |                                  |                |             |  |
| Low-pow               | er mode    | s                       |  | 4                                |                |             |  |
|                       | Stop me    | ode                     | 0  |                                  |                |             |  |
|                       | Watch      | mode                    |  | 0                                |                |             |  |
|                       | Standb     | y mode                  |  | 0                                |                |             |  |
|                       | Subacti    | ve mode                 |  | 0                                |                |             |  |
| Module s              | standby    |                         |  | 0                                |                |             |  |
| System                | clock divi | sion software switching |  | 0                                |                |             |  |
| Main oso              | cillator   | Ceramic oscillation     |  | 0                                |                |             |  |
|                       |            | Crystal oscillation     |  | 0                                | X              |             |  |
| Sub-osc               | illator    | Crystal oscillation     | O (32. <mark>76</mark> 8kHz)               |                                  |                |             |  |
| Minimun               | n instruct | ion execution time      |  | 0.89μs(f <sub>osc</sub> =        | =4.5MHz)       |             |  |
| Operating voltage (V) |            |                         | 1.8 to 5.5                                 | 2.0 to 5.5                       | 1.8 to         | 5.5         |  |
| Package               | )          |                         | Chip                                       | Chip 80-pin plastic QFP (FP-80A) |                |             |  |
|                       |            |                         |  | 80-pin pl                        | astic TQFP (TF | P-80C)      |  |
| Guarante              | eed oper   | ation temperature(°C)   | +75  |                                  | -20 to +75     |             |  |

| Product Name                         |                        |                       | HCD404878   | HD404864                             | HD404868                              | HD4074869     |
|--------------------------------------|------------------------|-----------------------|---|--------------------------------------|---------------------------------------|---------------|
| ROM (words)                          |                        |                       | 8,192   | 4,096                                | 8,192                                 | 16,384PROM    |
| RAM (digit)                          |                        |                       | 880   | 408                                  |                                       |               |
| I/O                                  |                        |                       | 46 (max)  | 41 (max)                             |                                       |               |
| -                                    | Large-current I/O pins |                       | 4 (source,<br>10 mA max),<br>8 (sink,<br>15 mA max)                               | 4 (source, 10                        | mA max), 6 (sin                       | k, 15 mA max) |
| _                                    | LCD seg                | ment multiplexed pins |   | 1                                    | 6                                     |               |
| _                                    |                        | nput multiplexed pins | _   | 4                                    |                                       |               |
| Timer/cou                            | ınter                  |                       | 16-bit timer: 1<br>(Can also be<br>used as two<br>8-bit timer),<br>8-bit timer: 2 |                                      | (Can also be us<br>mer), 8-bit timer: |               |
| _                                    | Input cap              | oture                 | 8 bit × 1   | _                                    |                                       |               |
| -                                    | Timer ou               | tput                  |   | 2 (PWM output                        | possible)                             |               |
| Event input                          |                        |                       | 2 (edge selection possible)   | 1 (edge selection                    |                                       |               |
| Serial inte                          | erface                 |                       |   | 1 (8-bit synchro                     | nous)                                 |               |
| A/D conve                            | erter                  |                       |   | 10 bits × 4 chan                     | nels                                  |               |
| LCD circu                            | iit                    |                       | Max. 32 seg × 4 com   | Max. 24 seg × 4                      | com                                   |               |
| Interrupt s                          | sources                | External              |   | 3 (edge selection                    | n possible for 1)                     |               |
|                                      |                        | Internal              |   | 5                                    | 5                                     |               |
| Low-powe                             | er modes               |                       |   | 4                                    | ļ                                     |               |
| _                                    | Stop mod               | de                    |   |                                      | )                                     |               |
| _                                    | Watch m                | ode                   |   |                                      | )                                     |               |
| _                                    | Standby                | mode                  |   |                                      | )                                     |               |
| _                                    | Subactiv               | e mode                |   | C                                    | )                                     |               |
| Module st                            | andby                  |                       |   |                                      | )                                     |               |
| System cl                            | lock divis             | on software switching |   | C                                    | )                                     |               |
| Main oscil                           | llator                 | Ceramic oscillation   |   | C                                    | )                                     |               |
|                                      |                        | Crystal oscillation   |   | C                                    | )                                     |               |
| Sub-oscill                           | ator                   | Crystal oscillation   |   | O (32.7                              | 68kHz)                                |               |
| Minimum                              | instructio             | n execution time      |   | 0.89μs(f <sub>osc</sub>              | =4.5MHz)                              |               |
| Operating                            | voltage                | (V)                   | 1.8 to 5.5  |                                      |                                       | 2.0 to 5.5    |
| Package                              |                        |                       | Chip  | 64-pin plastic Q<br>64-pin plastic D | ` '                                   |               |
| Guaranteed operation temperature(°C) |                        |                       | +75   | -20 to +75                           | ` '                                   |               |

#### Pin Arrangement









### **Pad Arrangement**

#### HCD404889, HCD404899



#### **Pad Coordinates**


#### HCD404889, HCD404899



|         |                  | Coodinates |                   |         |           | Coodinates |                 |
|---------|------------------|------------|-------------------|---------|-----------|------------|-----------------|
| Pad No. | Pad name         | Χ (μm)     | Y (µm)            | Pad No. | Pad name  | Χ (μm)     | Υ (μm)          |
| 1       | AV <sub>cc</sub> | -2129      | 1779              | 41      | R30/SEG1  | 2129       | -1787           |
| 2       | R70/AN0          | -2129      | 1589              | 42      | R31/SEG2  | 2129       | -1616           |
| 3       | R71/AN1          | -2129      | 1417              | 43      | R32/SEG3  | 2129       | -1445           |
| 4       | R72/AN2          | -2129      | 1246              | 44      | R33/SEG4  | 2129       | -1273           |
| 5       | R73/AN3          | -2129      | 1074              | 45      | R40/SEG5  | 2129       | -1102           |
| 6       | R80/AN4          | -2129      | 903               | 46      | R41/SEG6  | 2129       | -973            |
| 7       | R81/AN5          | -2129      | 732               | 47      | R42/SEG7  | 2129       | <del>-759</del> |
| 8       | AV <sub>ss</sub> | -2129      | 506               | 48      | R43/SEG8  | 2129       | -588            |
| 9       | TEST             | -2129      | 103               | 49      | R50/SEG9  | 2129       | <b>-417</b>     |
| 10      | OSC1             | -2129      | -68               | 50      | R51/SE10  | 2129       | -245            |
| 11      | OSC2             | -2129      | -240              | 51      | R52/SEG11 | 2129       | -74             |
| 12      | GND              | -2129      | -434              | 52      | R53/SEG12 | 2129       | 98              |
| 13      | X2               | -2129      | -605              | 53      | R60/SEG13 | 2129       | 269             |
| 14      | X1               | -2129      | <del>-776</del>   | 54      | R61/SEG14 | 2129       | 440             |
| 15      | RESETN           | -2129      | -948              | 55      | R62/SEG15 | 2129       | 612             |
| 16      | V <sub>cc</sub>  | -2129      | -1119             | 56      | R63/SEG16 | 2129       | 783             |
| 17      | D0/INT0N         | -2129      | -1290             | 57      | SEG17     | 2129       | 954             |
| 18      | D1/INT1          | -2129      | -1462             | 58      | SEG18     | 2129       | 1126            |
| 19      | D2               | -2129      | -1633             | 59      | SEG19     | 2129       | 1297            |
| 20      | D3               | -2129      | -1804             | 60      | SEG20     | 2129       | 1477            |
| 21      | D4               | -1677      | -2199             | 61      | SEG21     | 1588       | 2199            |
| 22      | D5               | -1506      | -2199             | 62      | SEG22     | 1407       | 2199            |
| 23      | D6               | -1335      | -2199             | 63      | SEG23     | 1236       | 2199            |
| 24      | D7               | -1163      | -2199             | 64      | SEG24     | 1064       | 2199            |
| 25      | D8               | -992       | -2199             | 65      | SEG25     | 893        | 2199            |
| 26      | D9               | -821       | -2199             | 66      | SEG26     | 722        | 2199            |
| 27      | D10              | -649       | -2199             | 67      | SEG27     | 550        | 2199            |
| 28      | D11              | -478       | -2199             | 68      | SEG28     | 379        | 2199            |
| 29      | R00/WU0N         | -307       | -2199             | 69      | SEG29     | 208        | 2199            |
| 30      | R01/WU1N         | -135       | -2199             | 70      | SEG30     | 36         | 2199            |
| 31      | R02/WU2N         | 36         | -2199             | 71      | SEG31     | -135       | 2199            |
| 32      | R03/WU3N         | 208        | -2199             | 72      | SEG32     | -307       | 2199            |
| 33      | R10/EVNB         | 379        | -2199             | 73      | COM1      | -478       | 2199            |
| 34      | R11/EVND         | 550        | -2199             | 74      | COM2      | -649       | 2199            |
| 35      | R12/BUZZ         | 722        | <del>-</del> 2199 | 75      | COM3      | -821       | 2199            |
| 36      | R13/TOB          | 893        | <del>-</del> 2199 | 76      | COM4      | -992       | 2199            |
| 37      | R20/TOC          | 1064       | -2199             | 77      | V3        | -1163      | 2199            |
| 38      | R21/SCKN         | 1236       | -2199             | 78      | V2        | -1335      | 2199            |
| 39      | R22/Si/SO        | 1407       | -2199             | 79      | V1        | -1506      | 2199            |
| 40      | R23              | 1588       | -2199             | 80      | V0        | -1677      | 2199            |


## **Pad Arrangement**

#### HCD404878



#### **Pad Coordinates**

#### HCD404878



|         |                 | Coodinates | S                |         |           | Coodinates  | ì      |
|---------|-----------------|------------|------------------|---------|-----------|-------------|--------|
| Pad No. | Pad name        | Χ (μm)     | Υ (μm)           | Pad No. | Pad name  | Χ (μm)      | Υ (μm) |
| 1       | R70             | -1879      | 1446             | 40      | R31/SEG2  | 1879        | -1405  |
| 2       | R71             | -1879      | 1280             | 41      | R32/SEG3  | 1879        | -1239  |
| 3       | R72             | -1879      | 1114             | 42      | R33/SEG4  | 1879        | -1072  |
| 4       | R73             | -1879      | 948              | 43      | R40/SEG5  | 1879        | -906   |
| 5       | R80             | -1879      | 781              | 44      | R41/SEG6  | 1879        | -740   |
| 6       | R81             | -1879      | 615              | 45      | R42/SEG7  | 1879        | -573   |
| 7       | TEST            | -1879      | 449              | 46      | R43/SEG8  | 1879        | -407   |
| 8       | OSC1            | -1879      | 282              | 47      | R50/SEG9  | 1879        | -241   |
| 9       | OSC2            | -1879      | 116              | 48      | R51/SE10  | 1879        | -74    |
| 10      | GND             | -1879      | <b>-</b> 73      | 49      | R52/SEG11 | 1879        | 92     |
| 11      | X2              | -1879      | -239             | 50      | R53/SEG12 | 1879        | 258    |
| 12      | X1              | -1879      | -406             | 51      | R60/SEG13 | 1879        | 425    |
| 13      | RESETN          | -1879      | -572             | 52      | R61/SEG14 | 1879        | 591    |
| 14      | V <sub>cc</sub> | -1879      | -738             | 53      | R62/SEG15 | 1879        | 757    |
| 15      | D0/INT0N        | -1879      | <del>-9</del> 05 | 54      | R63/SEG16 | 1879        | 924    |
| 16      | D1/INT1         | -1879      | -1071            | 55      | SEG17     | 1879        | 1087   |
| 17      | D2              | -1879      | -1237            | 56      | SEG18     | 1879        | 1246   |
| 18      | D3              | -1879      | -1404            | 57      | SEG19     | 1879        | 1405   |
| 19      | D4              | -1654      | -1943            | 58      | SEG20     | 1879        | 1564   |
| 20      | D5              | -1488      | -1943            | 59      | SEG21     | 1509        | 1943   |
| 21      | D6              | -1322      | -1943            | 60      | SEG22     | 1351        | 1943   |
| 22      | D7              | -1155      | -1943            | 61      | SEG23     | 1192        | 1943   |
| 23      | D8              | -989       | -1943            | 62      | SEG24     | 1033        | 1943   |
| 24      | D9              | -823       | -1943            | 63      | SEG25     | 874         | 1943   |
| 25      | D10             | -656       | -1943            | 64      | SEG26     | 716         | 1943   |
| 26      | D11             | -490       | -1943            | 65      | SEG27     | 557         | 1943   |
| 27      | R00/WU0N        | -324       | -1943            | 66      | SEG28     | 398         | 1943   |
| 28      | R01/WU1N        | -158       | -1943            | 67      | SEG29     | 239         | 1943   |
| 29      | R02/WU2N        | 9          | -1943            | 68      | SEG30     | 81          | 1943   |
| 30      | R03/WU3N        | 175        | -1943            | 69      | SEG31     | -78         | 1943   |
| 31      | R10/EVNB        | 341        | -1943            | 70      | SEG32     | -237        | 1943   |
| 32      | R11/EVND        | 508        | -1943            | 71      | COM1      | -411        | 1943   |
| 33      | R12/BUZZ        | 674        | -1943            | 72      | COM2      | <b>-570</b> | 1943   |
| 34      | R13/TOB         | 840        | -1943            | 73      | COM3      | -728        | 1943   |
| 35      | R20/TOC         | 1007       | -1943            | 74      | COM4      | -887        | 1943   |
| 36      | R21/SCKN        | 1173       | -1943            | 75      | V3        | -1038       | 1943   |
| 37      | R22/Si/SO       | 1339       | -1943            | 76      | V2        | -1194       | 1943   |
| 38      | R23             | 1506       | -1943            | 77      | V1        | -1351       | 1943   |
| 39      | R30/SEG1        | 1879       | -1571            | 78      | V0        | -1507       | 1943   |

## **Pin Description**

#### HD404889/HD404899/HD404878 Series

| lto-m            | Sumb al  | Pin Number<br>FP-80A<br>TFP-80C | -<br>I/O | Function  |
|------------------|--|---------------------------------|----------|---|
| Power supply     | Symbol   | 16                              | 1/0      | Apply the power supply voltage to this pin.   |
| Power Supply     | V <sub>cc</sub>  |                                 |          | ****  |
| <del>_</del>     | GND  | 12                              |          | Connect to ground.  |
| Test             | TEST   | 9                               | Input    | Not for use by the user application. Connect to GND potential.  |
| Reset            | RESET  | 15                              | Input    | Used to reset the MCU.  |
| Oscillation      | OSC <sub>1</sub>   | 10                              | Input    | Internal oscillator input/output pins. Connect a  |
|                  | OSC <sub>2</sub>   | 11                              | Output   | ceramic resonator, crystal resonator, or external   |
|                  |  |                                 |          | oscillator circuit.   |
|                  | X1   | 14                              | Input    | Realtime clock oscillator input/output pins.  |
|                  | X2   | 13                              | Output   | Connect a 32.768 kHz crystal. If 32.768 kHz   |
|                  |  |                                 |          | crystal oscillation is not used, fix the $\times 1$ pin to $V_{cc}$ and leave the $\times 2$ pin open.  |
| Port             | D <sub>0</sub> -D <sub>11</sub>                                      | 17–28                           | I/O      | I/O pins addressed bit by bit. $D_0$ to $D_3$ are large-current source pins (max. 10 mA), and $D_4$ to $D_{11}$ are large-current sink pins (max. 15 mA).                         |
|                  | R0 <sub>0</sub> –R6 <sub>3</sub><br>R7 <sub>0</sub> –R8 <sub>1</sub> | 29–56, 2–7                      | I/O      | I/O pins, addressed in 4-bit units.   |
| Interrupt        | ĪNT₀,INT₁  | 17,18                           | Input    | External interrupt input pins   |
| Wakeup           | $\overline{WU}_0 - \overline{WU}_3$                                  | 29–32                           | Input    | Input pins used for transition from stop mode to active mode.   |
| Serial interface | SCK  | 38                              | I/O      | Serial interface clock I/O pin  |
|                  | SI   | 39                              | Input    | Serial interface receive data input pin   |
|                  | SO   | 39                              | Output   | Serial interface transmit data output pin   |
| Timer            | TOB,TOC  | 36,37                           | Output   | Timer output pins   |
|                  | EVNB,EVND  | 33,34                           | Input    | Event count input pins  |
| LCD              | V <sub>0</sub> -V <sub>3</sub>                                       | 80–77                           | _        | LCD driver power supply pins. The on-chip power supply dividing resistor can be disconnected by software. Power supply conditions are: $V_{cc} \ge V_1 \ge V_2 \ge V_3 \ge GND$ . |
|                  | COM1-COM4  | 73–76                           | Output   | LCD common signal pins  |
|                  | SEG1-SEG32   | 41–72                           | Output   | LCD segment signal pins   |
|                  | i i  |                                 |          |   |

|                 |                                  | Pin Number        |          |  |
|-----------------|----------------------------------|-------------------|----------|--|
| Item            | Symbol                           | FP-80A<br>TFP-80C | -<br>I/O | Function   |
| A/D converter*1 | $AV_cc$                          | 1                 | _        | A/D converter power supply pin. Connect as close as possible to the $\rm V_{cc}$ pin so as to be at the same potential as $\rm V_{cc}$ . |
|                 | AV <sub>ss</sub>                 | 8                 | _        | Ground pin for AV <sub>cc</sub> . Connect as close as possible to the GND pin so as to be at the same potential as GND.                  |
|                 | AN <sub>0</sub> -AN <sub>5</sub> | 2–7               | Input    | A/D converter analog input pins  |
| Buzzer output   | BUZZ                             | 35                | Output   | Timer overflow toggle output or divided system clock output pin  |
| Other           | NC                               | 1, 8*2            | _        | Connect to ground potential.   |


8 series Notes: 1. Applies to HD404889 and HD404899 series.


2. Applies to HD404878 series.


## HD404868 Series

|                  |  | Pin Num               | ber                    |        |   |
|------------------|--|-----------------------|------------------------|--------|---|
| Item             | Symbol   | FP-64A                | DP-64S                 | I/O    | Function  |
| Power supply     | V <sub>cc</sub>  | 12                    | 19                     | _      | Apply the power supply voltage to this pin.   |
|                  | GND  | 8                     | 15                     |        | Connect to ground.  |
| Test             | TEST   | 5                     | 12                     | Input  | Not for use by the user application. Connect to GND potential.  |
| Reset            | RESET  | 11                    | 18                     | Input  | Used to reset the MCU.  |
| Oscillation      | OSC <sub>1</sub>   | 6                     | 13                     | Input  | Internal oscillator input/output pins. Connect  |
|                  | OSC <sub>2</sub>   | 7                     | 14                     | Output | a ceramic resonator, crystal resonator, or external oscillator circuit.   |
|                  | X1   | 10                    | 17                     | Input  | Realtime clock oscillator input/output pins.  |
|                  | X2   | 9                     | 16                     | Output | Connect a 32.768 kHz crystal. If 32.768 kHz   |
|                  |  |                       |                        |        | crystal oscillation is not used, fix the $\times 1$ pin to VCC and leave the $\times 2$ pin open.   |
| Port             | D <sub>0</sub> –D <sub>9</sub>   | 13–22                 | 20–29                  | I/O    | I/O pins addressed bit by bit. $D_0$ to $D_3$ are large-current source pins (max. 10 mA), and $D_4$ to $D_9$ are large-current sink pins (max. 15 mA).                            |
|                  | R0 <sub>0</sub> -R0 <sub>2</sub><br>R1 <sub>0</sub> -R6 <sub>3</sub><br>R7 <sub>0</sub> -R7 <sub>3</sub> | 23–25<br>26–49<br>1–4 | 30–32<br>33–56<br>8–11 | I/O    | I/O pins, addressed in 4-bit units.   |
| Interrupt        | ĪNT₀,INT₁  | 13,14                 | 20, 21                 | Input  | External interrupt input pins   |
| Wakeup           | $\overline{WU}_0 - \overline{WU}_2$  | 23–25                 | 30–32                  | Input  | Input pins used for transition from stop mode to active mode.   |
| Serial interface | SCK  | 31                    | 38                     | I/O    | Serial interface clock I/O pin  |
|                  | SI   | 32                    | 39                     | Input  | Serial interface receive data input pin   |
|                  | SO   | 32                    | 39                     | Output | Serial interface transmit data output pin   |
| Timer            | TOB,TOC  | 29, 30                | 36, 37                 | Output | Timer output pins   |
|                  | EVNB   | 26                    | 33                     | Input  | Event count input pins  |
| LCD              | V <sub>1</sub> -V <sub>3</sub>   | 64–62                 | 7–5                    | _      | LCD driver power supply pins. The on-chip power supply dividing resistor can be disconnected by software. Power supply conditions are: $V_{cc} \ge V_1 \ge V_2 \ge V_3 \ge GND$ . |
|                  | COM1-COM4  | 58–61                 | 1–4                    | Output | LCD common signal pins  |
|                  | SEG1-SEG24   | 34–57                 | 41–64                  | Output | LCD segment signal pins   |
| A/D converter    | AN <sub>0</sub> -AN <sub>3</sub>   | 1–4                   | 8–11                   | Input  | A/D converter analog input pins   |
| Buzzer output    | BUZZ   | 28                    | 35                     | Output | Timer overflow toggle output or divided system clock output pin   |

## **Block DiagramG**







#### **Memory Map**

#### **ROM Memory Map**

The ROM memory map is shown in figure 1 and is described below.

**Vector address area** (\$0000 to \$000F): When an MCU reset or interrupt handling is performed, the program is executed from the vector address. A JMPL instruction should be used to branch to the start address of the reset routine or the interrupt routine.

**Zero page subroutine area** (\$0000 to \$003F): A branch can be made to a subroutine in the area \$0000 to \$003F with the CAL instruction.

**Pattern area** (\$0000 to \$0FFF): ROM data in the area \$0000 to \$0FFF can be referenced as pattern data with the P instruction.

**Program area** (\$0000 to \$0FFF(HD404874, HD404864)), (\$0000 to \$1FFF (HD404888, HD404898, HD404878, HD404868, HCD404878)), (\$0000 to \$2FFF (HD4048812, HD4048912)), (\$0000 to \$3FFF (HD404889, HD404889, HCD404889, HD4074889, HD4074889, HD4074869))

NO OLICA






Figure 1 ROM Memory Map

#### **RAM Memory Map**

The MCU has on-chip RAM comprising a memory register area, LCD data area, data area, and stack area. In addition to these areas, an interrupt control bit area, special register area, and register flag area are mapped onto RAM memory space as a RAM-mapped register area. The RAM memory map is shown in figure 2 and described below.

Memory register, LCD data area, data area, and stack area values are unstable immediately after power is turned on. They must be initialized before use.




Figure 2 RAM Memory Map




Figure 2 RAM Memory Map (cont)




Figure 2 RAM Memory Map (cont)




Figure 2 RAM Memory Map (cont)

#### RAM-mapped register area (\$000 to \$03F):

- Interrupt control bit area (\$000 to \$003)
  - This area consists of bits used for interrupt control. Its configuration is shown in figure 3. Individual bits can only be accessed by RAM bit manipulation instructions (SEM/SEMD, REM/REMD, TM/TMD). There are restrictions on access to certain bits. The individual bits and instruction restrictions are shown in figure 4.
- Special register area (\$004 to \$01F, \$024 to \$03F)
  - This area comprises mode registers and data registers for external interrupts, the serial interface, timers, LCD, A/D converter, etc., and I/O pin data control registers. Its configuration is shown in figures 2 and 5. These registers are of three kinds: write-only (W), read-only (R), and read/write (R/W). The SEM/SEMD and REM/REMD instructions can be used on the LCD control register (LCR: \$02C) and the third bit of buzzer mode register (BMR3: \$02E, 3), but RAM bit manipulation instructions cannot be used on the other registers.
- Register flag area (\$020 to \$023)

This area consists of the DTON and WDON flags and interrupt control bits. Its configuration is shown in figure 3. Individual bits can only be accessed by RAM bit manipulation instructions (SEM/SEMD, REM/REMD, TM/TMD). There are restrictions on access to certain bits. The individual bits and instruction restrictions are shown in figure 4.

#### Memory register (MR) area (\$040 to \$04F):

In this data area, the 16 memory register digits (MR(0) to MR(15)) can also be accessed by the register-register instructions LAMR and XMRA. The configuration of this area is shown in figure 6.

# LCD data area: \$050 to \$06F (HD404889/HD404899/HD404878 Series) \$050 to \$067 (HD404868 Series)

This 32-digit data area stores data to be displayed on an LCD. Data written in this area is automatically outputed to segments as display data. "1" data indicates "on" and "0" data "off" (see the section of the LCD circuit for details).

Data area: \$090 to \$38F (HD404889/HD404899/HD404878 Series) \$090 to \$1BF (HD404868 Series)

For the 464 digits from \$090 to \$25F, the bank can be switched according to the value of the bank register (V: \$03F) (figure 7). The bank register value must always be set when accessing the area from \$090 to \$25F. The data area from \$260 to \$38F can be addressed without a bank register setting.

#### Stack area (\$3C0 to \$3FF):

This is the stack area used to save the contents of the program counter (PC), status flag (ST), and carry flag (CA) when a subroutine call (CAL or CALL instruction) or interrupt handling is performed. As four digits are used for one level, the area can be used as a subroutine stack with a maximum of 16 levels. The saved data and saved status information are shown in figure 6. The program counter is restored by the RTN and

RTNI instructions. The status and carry flags are restored by the RTNI instruction, but are not affected by the RTN instruction. Any part of the area not used for saving can be used as a data area.

| RAM address | Bit 3                                | Bit 2                    | Bit 1                        | Bit 0                   |  |
|-------------|--------------------------------------|--------------------------|------------------------------|-------------------------|--|
|             | IMWU*1                               | IFWU*2                   | RSP                          | IE                      |  |
| \$000       | ( <del>WU</del> ₀ to <del>WU</del> ₃ | (WU₀ to WU₃              | (Stack pointer reset)        | (Interrupt enable flag) |  |
|             | interrupt mask)                      | interrupt request flag)  |                              |                         |  |
|             | IM1                                  | IF1                      | IM0                          | IF0                     |  |
| \$001       | (INT1 interrupt mask)                | (INT1 interrupt          | ( <del>INT</del> ₀ interrupt | (INTo interrupt         |  |
|             |                                      | request flag)            | mask)                        | request flag)           |  |
|             | IMTB                                 | IFTB                     | IMTA                         | IFTA                    |  |
| \$002       | (Timer B interrupt                   | (Timer B interrupt       | (Timer A interrupt           | (Timer A interrupt      |  |
|             | mask)                                | request flag)            | mask)                        | request flag)           |  |
|             | IMAD*3                               | IFAD*3                   | IMTC                         | IFTC                    |  |
| \$003       | (A/D converter                       | (A/D converter interrupt | (Timer C interrupt           | (Timer C interrupt      |  |
|             | interrupt mask)                      | request flag)            | mask)                        | request flag)           |  |
|             |                                      |                          |                              |                         |  |
|             | DTON                                 | ADSF*3                   | WDON                         | LSON                    |  |
| \$020       | (DTON flag)                          | (A/D start flag)         | (Watchdog on flag)           | (Low speed on flag)     |  |
|             | , 3,                                 | ( 1 1 1 1 1 5)           |                              |                         |  |
|             | GEF                                  |                          | ICEF                         | ICSF                    |  |
| \$021       | (Gear enable flag)                   | Not used                 | (Input capture error         | (Input capture status   |  |
|             | *******                              | 15-TD*4                  | flag)                        | flag)                   |  |
|             | IMTD*4                               | IFTD*4                   |                              |                         |  |
| \$022       | (Timer D interrupt mask)             | (Timer D interrupt       | Not used                     | Not used                |  |
|             |                                      | request flag)            |                              |                         |  |
|             | IMS                                  | IFS                      |                              |                         |  |
| \$023       | (Serial interrupt                    | (Serial interrupt        | Not used                     | Not used                |  |
|             | mask)                                | request flag)            |                              |                         |  |

IF : Interrupt Request Flag

IM : Interrupt MaskIE : Interrupt Enable FlagSP : Stack Pointer

Notes: 1.  $\overline{WU}_0$  to  $\overline{WU}_2$  interrupt mask in the HD404868 Series

2.  $\overline{WU_0}$  to  $\overline{WU_2}$  interrupt request flag in the HD404868 Series 3. Applies to the HD404889, HD404899, and HD404868 Series.

4. Applies to the HD404889, HD404899, and HD404878 Series.

Figure 3 Interrupt Control Bit and Register Flag Area Configuration

Bits in the interrupt control bit area and register flag area can be set and reset by the SEM or SEMD instruction and the REM or REMD instruction, and tested by the TM or TMD instruction. They are not affected by any other instructions.

The following restrictions apply to individual bits.

|          | SEM/SEMD                    | REM/REMD     | TM/TMD    |  |
|----------|-----------------------------|--------------|-----------|--|
| IE       |                             |              |           |  |
| IM       | Allowed                     | Allowed      | Allowed   |  |
| LSON     |                             |              |           |  |
| IF       |                             |              |           |  |
| ICSF     | Not executed                | Allowed      | Allowed   |  |
| ICEF     |                             |              |           |  |
| GEF      | Allowed                     | Allowed      | Inhibited |  |
| RSP      | Not executed                | Allowed      | Inhibited |  |
| WDON     | Allowed                     | Not executed | Inhibited |  |
| ADSF*    | Allowed                     | Inhibited    | Allowed   |  |
| DTON     | Not executed in active mode | Allannad     | Allannad  |  |
| ווטוע    | Used in subactive mode      | Allowed      | Allowed   |  |
| Not Used | Not executed                | Not executed | Inhibited |  |

Notes: The WDON bit is reset only by stop mode clearance by means of an MCU reset.

Do not use the REM or REMD instruction on the ADSF bit during A/D conversion.

The DTON bit is always in the reset state in active mode.

If the TM or TMD instruction is used on a bit for which its use is prohibited, or on a nonexistent bit, the status flag value will be undetermined.

**Figure 4 Instruction Restrictions** 

<sup>\*</sup> Applies to HD404889, HD404899, and HD404868 Series.

| HD404889 Series                              |   |   |  |  |   |  |
|--|---|---|--|--|---|--|
| RAM address                                  |   | Bit 3   | Bit 2  | Bit 1  | Bit 0   |  |
| \$000<br>\$003                               |   |   | Interrupt cor  | ntrol bit area                                   |   |  |
| SSR  | •   | 32 kHz oscillation stop setting                   | 32 kHz frequency division ratio selection            | System clock selection                           | System clock frequency division ratio switching |  |
| MIS  | •   | Pull-up MOS control                               | Not used   | Interrupt frame                                  |   |  |
| ESR  | \$006   | Not   | used   | INT1 edge dete                                   | ection selection                                |  |
|  | \$007   |   | Not  | used   |   |  |
| PMR0   | \$008   | Not   |  | D <sub>1</sub> /INT <sub>1</sub>                 | Do/INTo   |  |
| PMR1   | •   | R03/WU3   | R02/WU2  | R01/WU1  | R0o/WUo   |  |
| PMR2   |   | R13/TOB   | R12/BUZZ   | R11/EVND   | R1 <sub>0</sub> /EVNB                           |  |
| PMR3   |   | R22/S   |  | R21/SCK  | R20/TOC   |  |
| PMR4   |   | R6/SEG13~16<br>Not used                           | R5/SEG9~12   | R4/SEG5~8  | R3/SEG1~4                                       |  |
| MSR1<br>MSR2                                 |   | Not used  | Timer D clock on/off                                 | Timer C clock on/off  A/D clock on/off           | Timer B lock on/off Serial clock on/off         |  |
| MSR2<br>TMA                                  |   | TimerA/Timer base                                 |  | A clock source sele                              |   |  |
| TMA<br>TMB1                                  | •   | Reload on/off                                     |  | 3 clock source sele                              |   |  |
| TMB1   |   | Not used  | Timer B output mode setting                          | EVNB edge det                                    |   |  |
| TRBL/TWBL                                    |   | 1401 0360   | Timer B reg  |  | 22  |  |
| TRBL/TWBL TRBU/TWBU                          |   |   | Timer B regi   |  |   |  |
| TMC1   |   | Reload on/off                                     |  | C clock source sele                              | ection  |  |
| TMC2   |   | Not used  | Timer C output mode selection                        | Not u  |   |  |
| TRCL/TWCL                                    |   | 1.21.2000   | Timer C reg  |  |   |  |
| TRCU/TWCU                                    |   | Timer C register (upper)                          |  |  |   |  |
| TMD1   |   | Reload on/off                                     |  | O clock source sele                              | ection  |  |
| TMD2   |   | Not used  | Input capture selection                              | EVND edge det                                    |   |  |
| TRDL/TWDL                                    | . 4   |   | Timer D reg  |  |   |  |
| TRDU/TWDU                                    | \$01B   |   | Timer D register (upper)                             |  |   |  |
|  | \$01C<br>\$01F  | Not used  |  |  |   |  |
|  | \$020<br>\$023  |   | Register   | flag area  |   |  |
| SMR1   | •   | -   | Serial transfer clos                                 | k speed selection                                |   |  |
| SMR2   | \$025   | Not used  | R22/SI/SO PMOS control                               | SO idle H/L setting                              | Not used  |  |
| SRL  | \$026   | Serial data register (lower)                      |  |  |   |  |
| SRU  | \$027   | Serial data register (upper)                      |  |  |   |  |
| AMR  | \$028   | Analog channel selection A/D conversion time      |  |  |   |  |
|  | \$029   |   | Not u  |  |   |  |
| ADRL   |   |   | A/D data reg   |  |   |  |
| ADRU \$02B                                   |   | Power supply dividing                             | A/D data reg   |  | Disales 4."                                     |  |
| LCR  |   | Power supply dividing resistor switch             | display selection                                    | On-chip power supply switch                      | Display on/off                                  |  |
| LMR  |   |   | k selection  | Duty se  |   |  |
| BMR \$02E<br>\$02F<br>DCD0 \$030             |   | Clock output on/off                               | Buzzer/clock selection                               | Buzzer/clock so                                  | ource selection                                 |  |
|  |   | Not used  PortD₃DCR PortD₂DCR PortD₁DCR PortD₀DCR |  |  |   |  |
| DCD0<br>DCD1                                 |   | PortD7DCR   | PortD <sub>6</sub> DCR                               | PorD5DCR   | PortD4DCR                                       |  |
| DCD1   |   | PortD <sub>11</sub> DCR                           | PortD <sub>10</sub> DCR                              | PortD <sub>9</sub> DCR                           | PortDsDCR                                       |  |
| DCD2   | \$033   | TORDING   | Not u  |  | 1 011202011                                     |  |
| DCR0   | •   | PortR03DCR  | PortR02DCR   | PortR01DCR                                       | PortR0oDCR                                      |  |
|  |   | PortR13DCR  | PortR12DCR   | PortR1 <sub>1</sub> DCR                          | PortR1oDCR                                      |  |
| DCR1   |   | PortR23DCR  | PortR22DCR   | PortR21DCR                                       | PortR20DCR                                      |  |
| DCR1<br>DCR2                                 | \$036   |   | PortR32DCR   | PortR31DCR                                       | PortR3oDCR                                      |  |
| DCR2   |   | PortR3₃DCR  |  |  |   |  |
|  | \$037   | PortR33DCR<br>PortR43DCR                          | PortR42DCR   | PortR41DCR                                       | PortR40DCR                                      |  |
| DCR2<br>DCR3                                 | \$037<br>\$038  |   |  | PortR41DCR<br>PortR51DCR                         | PortR40DCR<br>PortR50DCR                        |  |
| DCR2<br>DCR3<br>DCR4                         | \$037<br>\$038<br>\$039                                     | PortR43DCR  | PortR42DCR   |  |   |  |
| DCR2<br>DCR3<br>DCR4<br>DCR5                 | \$037<br>\$038<br>\$039<br>\$03A                            | PortR43DCR<br>PortR53DCR                          | PortR42DCR<br>PortR52DCR                             | PortR5₁DCR                                       | PortR50DCR PortR60DCR PortR70DCR                |  |
| DCR2<br>DCR3<br>DCR4<br>DCR5<br>DCR6         | \$037<br>\$038<br>\$039<br>\$03A<br>\$03B                   | PortR43DCR PortR53DCR PortR63DCR PortR73DCR       | PortR42DCR<br>PortR52DCR<br>PortR62DCR               | PortR51DCR<br>PortR61DCR                         | PortR50DCR<br>PortR60DCR                        |  |
| DCR2<br>DCR3<br>DCR4<br>DCR5<br>DCR6<br>DCR7 | \$037<br>\$038<br>\$039<br>\$03A<br>\$03B<br>\$03C<br>\$03D | PortR43DCR PortR53DCR PortR63DCR PortR73DCR       | PortR42DCR<br>PortR52DCR<br>PortR62DCR<br>PortR72DCR | PortR51DCR PortR61DCR PortR71DCR PortR81DCR      | PortR50DCR PortR60DCR PortR70DCR                |  |
| DCR2<br>DCR3<br>DCR4<br>DCR5<br>DCR6<br>DCR7 | \$037<br>\$038<br>\$039<br>\$03A<br>\$03B<br>\$03C          | PortR43DCR PortR53DCR PortR63DCR PortR73DCR       | PortR42DCR PortR52DCR PortR62DCR PortR72DCR used     | PortR51DCR PortR61DCR PortR71DCR PortR81DCR ised | PortR50DCR PortR60DCR PortR70DCR                |  |

Figure 5 Special Function Register Area

| RAM ac            | ddress         | Bit 3                                    | Bit 2   | Bit 1                            | Bit 0   |
|-------------------|----------------|--|---|----------------------------------|---|
|                   | \$000          |  | Interrupt cor                                       | ntrol bit area                   |   |
| 222               | \$003<br>\$004 | 32 kHz oscillation stop setting          | ·   | System clock selection           | System clock frequency division ratio switching |
| 00.1              | \$004<br>\$005 | Pull-up MOS control                      | 32 kHz frequency division ratio selection  Not used |                                  | division ratio switching period selection       |
|                   | \$006          |  | used  |                                  | ection selection                                |
| EGIN              | \$007          |  | Not   |                                  |   |
| PMR0              | \$008          | Not                                      | used  | D <sub>1</sub> /INT <sub>1</sub> | Do/INTo   |
| PMR1              |                | R03/WU3                                  | R02/WU2   | R01/WU1                          | R0o/WUo   |
| PMR2              |                | R13/TOB                                  | R12/BUZZ  | R11/EVND                         | R1 <sub>0</sub> /EVNB                           |
| PMR3<br>PMR4      |                | R6/SEG13~16                              | SI/SO<br>R5/SEG9~12                                 | R21/SCK<br>R4/SEG5~8             | R2 <sub>0</sub> /TOC<br>R3/SEG1~4               |
| MSR1              |                | Not used                                 | Timer D clock on/off                                | Timer C clock on/off             | Timer B lock on/off                             |
| MSR2              |                |  | used  | A/D clock on/off                 | Serial clock on/off                             |
|                   | \$00F          | TimerA/Timer base                        |   | A clock source sele              | ection  |
| TMB1              | \$010          | Reload on/off                            | Timer   | B clock source sele              | ection  |
| TMB2              |                | Not used                                 | Timer B output mode setting                         | EVNB edge det                    | ection selection                                |
| TRBL/TWBL         |                |  | Timer B reg   |                                  |   |
| TRBU/TWBU         |                | D 1 1 / "                                | Timer B reg   |                                  | 4!  |
| TMC1              |                | Reload on/off Not used                   | Timer C output mode selection                       | C clock source sele              |   |
| TMC2<br>TRCL/TWCL |                | I NOT USEU                               | Timer C reg   |                                  | uoou  |
| TRCU/TWCU         |                |  | Timer C reg   |                                  |   |
| TMD1              |                | Reload on/off                            |   | D clock source sele              | ection  |
| TMD2              |                | Not used                                 | Input capture selection                             | EVND edge det                    |   |
| TRDL/TWDL         |                |  | Timer D reg   |                                  |   |
| TRDU/TWDU         |                |  | Timer D reg   | ister (upper)                    |   |
|                   | \$01C<br>\$01F |  | Not u   | used                             |   |
|                   | \$020<br>\$023 |  | Register  | flag area                        |   |
| SMR1              |                | -  |   | ck speed selection               |   |
| SMR2              |                | Not used                                 | R22/SI/SO PMOS control                              |                                  | Not used  |
|                   | \$026<br>\$027 |  |   | egister (lower)                  |   |
| SRU<br>AMR        |                | Ans                                      | Serial data re<br>alog channel select               | gister (upper)                   | A/D conversion time                             |
| ADRL              |                |  | gister (lower)                                      |                                  | used  |
| ADRM              |                | 1.2 44.4 10                              |   | ister (middle)                   |   |
| ADRU              | \$02B          |  | A/D data reg  | ister (upper)                    |   |
|                   | \$02C          | Power supply dividing<br>resistor switch | Realtime clock mode display selection               | On-chip power supply switch      | 1   |
|                   | \$02D          |  | k selection   |                                  | election  |
| BMR               | \$02E<br>\$02F | Clock output on/off                      | Buzzer/clock selection                              |                                  | ource selection                                 |
| DCD0              |                | PortD <sub>3</sub> DCR                   | PortD <sub>2</sub> DCR                              | PortD <sub>1</sub> DCR           | PortD <sub>0</sub> DCR                          |
| DCD0<br>DCD1      |                | PortD7DCR                                | PortD6DCR   | PorD <sub>5</sub> DCR            | PortD <sub>4</sub> DCR                          |
| DCD1              |                | PortD <sub>11</sub> DCR                  | PortD10DCR  | PortD <sub>9</sub> DCR           | PortD <sub>8</sub> DCR                          |
| = 002             | \$033          |  | Not   | used                             |   |
| DCR0              |                | PortR03DCR                               | PortR02DCR  | PortR01DCR                       | PortR0₀DCR                                      |
| DCR1              |                | PortR13DCR                               | PortR12DCR  | PortR1₁DCR                       | PortR10DCR                                      |
| DCR2              |                | PortR23DCR                               | PortR22DCR  | PortR21DCR                       | PortR20DCR                                      |
| DCR3              |                | PortR33DCR                               | PortR32DCR  | PortR31DCR                       | PortR30DCR                                      |
| DCR4              |                | PortR43DCR                               | PortR42DCR  | PortR41DCR                       | PortR40DCR                                      |
| DCR5<br>DCR6      |                | PortR53DCR PortR63DCR                    | PortR52DCR<br>PortR62DCR                            | PortR51DCR<br>PortR61DCR         | PortR50DCR<br>PortR60DCR                        |
| DCR6<br>DCR7      |                | PortR73DCR                               | PortR72DCR  | PortR71DCR                       | PortR70DCR                                      |
|                   |                |  | used  | PortR81DCR                       | PortR80DCR                                      |
|                   |                |  |   |                                  |   |
| DCR8              | \$03D          |  | Not u   | used                             |   |
| DCR8              |                |  | Not u   |                                  |   |

Figure 5 Special Function Register Area (cont)

| RAM ac                 | ldress         | Bit 3                                    | Bit 2                                     | Bit 1                              | Bit 0   |
|------------------------|----------------|--|---|------------------------------------|---|
|                        | \$000          |  | Interrupt co                              | ntrol bit area                     |   |
| 999                    | \$003<br>\$004 | 32 kHz oscillation stop setting          | 32 kHz frequency division ratio selection | System clock selection             | System clock frequency division ratio switching |
| 00.1                   | \$004          | Pull-up MOS control                      | Not used                                  |                                    | period selection                                |
| _                      | \$006          |  | used                                      |                                    | ection selection                                |
|                        | \$007          |  | Not                                       | used                               |   |
| PMR0                   | \$008          |  | used                                      | D <sub>1</sub> /INT <sub>1</sub>   | Do/INTo   |
| PMR1                   |                | R03/WU3                                  | R02/WU2                                   | R01/WU1                            | R0o/WUo   |
| PMR2                   |                | R13/TOB                                  | R12/BUZZ                                  | R11/EVND                           | R1 <sub>0</sub> /EVNB                           |
| PMR3<br>PMR4           |                | R6/SEG13~16                              | SI/SO<br>R5/SEG9~12                       | R2 <sub>1</sub> /SCK<br>R4/SEG5~8  | R2 <sub>0</sub> /TOC<br>R3/SEG1~4               |
| MSR1                   |                | Not used                                 | Timer D clock on/off                      | Timer C clock on/off               | Timer B lock on/off                             |
| MSR2                   |                | 140t d3cd                                | Not used                                  | Timer C clock on/on                | Serial clock on/off                             |
|                        | \$00F          | TimerA/Timer base                        |   | A clock source sele                |   |
| TMB1                   |                | Reload on/off                            |   | B clock source sel                 |   |
| TMB2                   |                | Not used                                 | Timer B output mode setting               |                                    | tection selection                               |
| TRBL/TWBL              |                |  | Timer B reg                               |                                    |   |
| TRBU/TWBU              |                |  | Timer B reg                               |                                    |   |
| TMC1                   |                | Reload on/off                            |   | C clock source sel                 |   |
| TMC2                   |                | Not used                                 | Timer C output mode selection             |                                    | used  |
| TRCL/TWCL<br>TRCU/TWCU |                |  | Timer C reg<br>Timer C reg                | . ,                                |   |
| TMD1                   |                | Reload on/off                            |   | D clock source sel                 | ection  |
| TMD2                   |                | Not used                                 | Input capture selection                   |                                    | tection selection                               |
| TRDL/TWDL              |                |  | Timer D reg                               |                                    |   |
| TRDU/TWDU              | \$01B          |  | Timer D reg                               | ister (upper)                      |   |
|                        | \$01C<br>\$01F |  | Not                                       | used                               |   |
|                        | \$020<br>\$023 |  | Register                                  | flag area                          |   |
| SMR1                   |                |  |   | ck speed selection                 |   |
| SMR2                   |                | Not used                                 | R22/SI/SO PMOS control                    |                                    | Not used  |
|                        | \$026<br>\$027 |  |   | egister (lower)<br>egister (upper) |   |
| SRU                    | \$027          |  | Serial data re                            | gister (upper)                     |   |
|                        | \$029<br>\$02A |  | Not                                       | used                               |   |
|                        | \$02B          |  |   |                                    |   |
|                        | \$02C          | Power supply dividing<br>resistor switch | Realtime clock mode display selection     | On-chip power supply switch        |   |
|                        | \$02D          |  | k selection                               |                                    | election  |
| BMR                    | \$02E          | Clock output on/off                      | Buzzer/clock selection                    |                                    | ource selection                                 |
| DCD0                   | \$02F          | PortD <sub>3</sub> DCR                   | PortD <sub>2</sub> DCR                    | used PortD1DCR                     | PortD <sub>0</sub> DCR                          |
| DCD0<br>DCD1           |                | PortD7DCR                                | PortD6DCR                                 | PorD5DCR                           | PortD4DCR                                       |
| DCD1                   |                | PortD <sub>11</sub> DCR                  | PortD <sub>10</sub> DCR                   | PortD <sub>9</sub> DCR             | PortDsDCR                                       |
| 2002                   | \$033          |  | Not                                       |                                    | ,   |
| DCR0                   |                | PortR0₃DCR                               | PortR02DCR                                | PortR01DCR                         | PortR0oDCR                                      |
| DCR1                   | \$035          | PortR1₃DCR                               | PortR12DCR                                | PortR1₁DCR                         | PortR1₀DCR                                      |
| DCR2                   |                | PortR2₃DCR                               | PortR22DCR                                | PortR21DCR                         | PortR2₀DCR                                      |
| DCR3                   |                | PortR33DCR                               | PortR32DCR                                | PortR31DCR                         | PortR3 <sub>0</sub> DCR                         |
| DCR4                   |                | PortR43DCR                               | PortR42DCR                                | PortR41DCR                         | PortR4 <sub>0</sub> DCR                         |
| DCR5                   |                | PortR53DCR                               | PortR52DCR                                | PortR51DCR                         | PortR50DCR                                      |
| DCR6                   |                | PortR63DCR                               | PortR62DCR                                | PortR61DCR                         | PortR60DCR                                      |
| DCR7<br>DCR8           |                | PortR73DCR                               | PortR72DCR<br>used                        | PortR71DCR<br>PortR81DCR           | PortR70DCR<br>PortR80DCR                        |
| DCR8                   | \$03D          | 1401                                     | Not :                                     |                                    | I I OTTINOUDOR                                  |
|                        | \$03E          |  | Not                                       |                                    |   |
|                        | \$03F          |  | Not                                       |                                    |   |

Figure 5 Special Function Register Area (cont)

| RAM ac                 | ddress         | Bit 3                                 | Bit 2                                 | Bit 1                            | Bit 0   |
|------------------------|----------------|---------------------------------------|---------------------------------------|----------------------------------|---|
|                        | \$000          |                                       | Interrupt cor                         | ntrol bit area                   |   |
| 999                    | \$003<br>\$004 | 32 kHz oscillation stop setting       |                                       | System clock selection           | System clock frequency division ratio switching |
|                        | \$005          | Pull-up MOS control                   | Not used                              |                                  | period selection                                |
|                        | \$006          | Not                                   | used                                  | INT1 edge det                    | ection selection                                |
|                        | \$007          |                                       | Not                                   |                                  |   |
| PMR0                   |                |                                       | used                                  | D1/INT1                          | Do/INTo   |
| PMR1                   |                | Not used                              | R02/WU2                               | R01/WU1                          | R0o/WUo   |
| PMR2<br>PMR3           |                | R13/TOB                               | R12/BUZZ<br>SI/SO                     | Not used<br>R2 <sub>1</sub> /SCK | R1 <sub>0</sub> /EVNB<br>R2 <sub>0</sub> /TOC   |
| PMR4                   |                | R6/SEG13~16                           | R5/SEG9~12                            | R4/SEG5~8                        | R3/SEG1~4                                       |
| MSR1                   |                |                                       | used                                  | Timer C clock on/off             | Timer B lock on/off                             |
| MSR2                   |                | Not                                   | used                                  | A/D clock on/off                 | Serial clock on/off                             |
|                        | \$00F          | TimerA/Timer base                     | Timer .                               | A clock source sel               | ection  |
| TMB1                   | \$010          | Reload on/off                         | Timer                                 | B clock source sel               | ection  |
| TMB2                   |                | Not used                              | Timer B output mode selection         |                                  | tection selection                               |
| TRBL/TWBL              |                |                                       | Timer B reg                           | _ , ,                            |   |
| TRBU/TWBU              |                |                                       | Timer B reg                           |                                  |   |
| TMC1                   |                | Reload on/off                         | Timer C output mode selection         | C clock source sel               |   |
| TMC2                   |                | Not used                              | Timer C output mode selection         |                                  | used  |
| TRCL/TWCL<br>TRCU/TWCU |                |                                       | Timer C reg                           | · ,                              |   |
| TRCU/TWCU              | \$017          |                                       | Not :                                 |                                  |   |
|                        | \$019          |                                       | Not                                   |                                  |   |
|                        | \$01A          |                                       | Not                                   |                                  |   |
|                        | \$01B          |                                       | Not                                   | used                             |   |
|                        | \$01C<br>\$01F |                                       | Not                                   | used                             |   |
|                        | \$020<br>\$023 |                                       | Register                              | flag area                        |   |
| SMR1                   |                | ~                                     |                                       | ck speed selection               |   |
| SMR2                   |                | Not used                              | R22/SI/SO PMOS control                | U U                              | Not used  |
|                        | \$026          |                                       | Serial data re                        | · , ,                            |   |
|                        | \$027<br>\$028 | Δns                                   | Serial data re<br>alog channel select |                                  | A/D conversion time                             |
| AMR                    |                |                                       | gister (lower)                        |                                  | used  |
| ADRM                   |                | 7VB data 10;                          | A/D data reg                          |                                  | uscu  |
| ADRU                   |                |                                       |                                       | gister (upper)                   |   |
|                        | \$02C          | Power supply dividing resistor switch | Realtime clock mode display selection | On-chip power supply switch      | Display on/off                                  |
|                        | \$02D          | Input cloc                            | k selection                           | Duty s                           | election  |
| BMR                    | \$02E          | Clock output on/off                   | Buzzer/clock selection                |                                  | ource selection                                 |
|                        | \$02F          |                                       | Not :                                 |                                  | T 5 /5 - 5 -                                    |
| DCD0                   |                | PortD3DCR                             | PortD2DCR                             | PortD <sub>1</sub> DCR           | PortD <sub>0</sub> DCR                          |
| DCD1                   |                | PortD7DCR                             | PortD6DCR                             | PorD5DCR                         | PortD <sub>4</sub> DCR                          |
| DCD2                   |                | Not                                   | used Not                              | PortD <sub>9</sub> DCR           | PortD <sub>8</sub> DCR                          |
| DCR0                   | \$033<br>\$034 | Not used                              | PortR02DCR                            | PortR01DCR                       | PortR0₀DCR                                      |
| DCR1                   |                | PortR13DCR                            | PortR12DCR                            | PortR11DCR                       | PortR10DCR                                      |
| DCR1                   |                | PortR23DCR                            | PortR22DCR                            | PortR21DCR                       | PortR20DCR                                      |
| DCR3                   |                | PortR33DCR                            | PortR32DCR                            | PortR31DCR                       | PortR30DCR                                      |
| DCR4                   |                | PortR43DCR                            | PortR42DCR                            | PortR41DCR                       | PortR40DCR                                      |
|                        | \$039          | PortR53DCR                            | PortR52DCR                            | PortR51DCR                       | PortR5 <sub>0</sub> DCR                         |
| DONO                   | \$03A          | PortR63DCR                            | PortR62DCR                            | PortR61DCR                       | PortR6 <sub>0</sub> DCR                         |
| DCR6                   | ¢02D           | PortR7₃DCR                            | PortR72DCR                            | PortR71DCR                       | PortR7₀DCR                                      |
|                        | ΦU3D           |                                       |                                       | leod                             |   |
| DCR6                   | \$03C          |                                       | Not i                                 |                                  |   |
| DCR6                   | \$03C<br>\$03D |                                       | Not (                                 | used                             |   |
| DCR6                   | \$03C          |                                       |                                       | used                             |   |

Figure 5 Special Function Register Area (cont)




Figure 6 Configuration of Memory Registers and Stack Area, and Stack Position




Figure 7 Bank Register (V)

# **Functional Description**

# **Registers and Flags**

The MCU has nine registers and two flags for CPU operations, they are shown in figure 8 and described below.




Figure 8 Registers and Flags

# Accumulator (A) and B register (B):

The accumulator and B register are 4-bit registers used to hold the result of an ALU operation, and for data transfer to or from memory, an I/O area, or another register.

#### W register (W), X register (X) and Y register (Y):

The W register is a 2-bit register, and the X and Y registers are 4-bit registers, used for RAM register indirect addressing. The Y register is also used for D port addressing.

#### SPX register (SPX) and SPY register (SPY):

The SPX and SPY registers are 4-bit registers used as X register and Y register auxiliary registers, respectively.

#### Carry flag (CA):

This flag holds ALU overflow when an arithmetic/logic instruction is executed. It is also affected by the SEC, REC, ROTL, and ROTR instructions. The contents of the carry flag are saved to the stack when interrupt handling is performed, and are restored from the stack by the RTNI instruction (but are not affected by the RTN instruction).

#### Status flag (ST):

This flag holds ALU overflow when an arithmetic/logic or compare instruction is executed, and the result of an ALU non-zero or bit test instruction. It is used as the branch condition for the BR, BRL, CAL, and CALL instructions. The status flag is a latch-type flag, and does not change until the next arithmetic/logic, compare, or bit test instruction is executed. After a BR, BRL, CAL, or CALL instruction, the status flag is set to 1 regardless of whether the instruction is executed or skipped. The contents of the status flag are saved to the stack when interrupt handling is performed, and are restored from the stack by the RTNI instruction (but are not affected by the RTN instruction).

# Program counter (PC):

This is a 14-bit binary counter that holds ROM address information.

#### Stack pointer (SP):

The stack pointer is a 10-bit register that holds the address of the next save space in the stack area. The stack pointer is initialized to \$3FF by an MCU reset. The stack pointer is decremented by 4 each time data is saved, and incremented by 4 each time data is restored. The upper 4 bits of the stack pointer are fixed at 1111, so that a maximum of 16 stack levels can be used.

There are two ways in which the stack pointer is initialized to \$3FF: by an MCU reset as mentioned above, or by resetting the RSP bit with the REM or REMD instruction.

#### Reset

An MCU reset is performed by driving the  $\overline{RESET}$  pin low. At power-on, and when subactive mode, watch mode, or stop mode is cleared,  $\overline{RESET}$  should be input for at least tRC to provide the oscillation settling time for the oscillator. In other cases, the MCU is reset by inputting  $\overline{RESET}$  for at least two instruction cycles.

Table 1 shows the areas initialized by an MCU reset, and their initial values.

Table 1 (1) Initial Values after MCU Reset

| Item        |                                | Abbr.                           | Initial<br>value | Contents  |
|-------------|--------------------------------|---------------------------------|------------------|---|
| Program co  | unter                          | (PC)                            | \$0000           | Program executed from ROM start address             |
| Status flag |                                | (ST)                            | 1                | Branching by conditional branch instruction enabled |
| Stack point | er                             | (SP)                            | \$3FF            | Stack level is 0                                    |
| Interrupt   | Interrupt enable flag          | (IE)                            | 0                | All interrupts disabled                             |
| flags/ mask | Interrupt request flag         | (IF)                            | 0                | No interrupt requests                               |
|             | Interrupt mask                 | (IM)                            | 1                | Interrupt requests masked                           |
| I/O         | Port data register             | (PDR)                           | All bits 1       | "1" level output possible                           |
|             | Data control registers         | (DCD0 to 2)                     | All bits 0       | Output buffer off (high impedance)                  |
|             | Data control registers         | (DCR0 to 7,<br>DCR80,<br>DCR81) | All bits 0       | •   |
|             | Port mode register 0           | (PMR0)                          | 00               | See port mode register 0 section                    |
|             | Port mode register 1           | (PMR1)                          | 0000             | See port mode register 1 section                    |
|             | Port mode register 2           | (PMR2)                          | 0000             | See port mode register 2 section                    |
|             | Port mode register 3           | (PMR3)                          | 0000             | See port mode register 3 section                    |
|             | Port mode register 4           | (PMR4)                          | 0000             | See port mode register 4 section                    |
|             | Edge detection select register | (ESR)                           | 00               | See edge detection select register section          |
| Timers      | Timer mode register A          | (TMA)                           | 0000             | See timer mode register A section                   |
|             | Timer mode register B1         | (TMB1)                          | 0000             | See timer mode register B1 section                  |
|             | Timer mode register B2         | (TMB2)                          | -000             | See timer mode register B2 section                  |
|             | Timer mode register C1         | (TMC1)                          | 0000             | See timer mode register C1 section                  |
|             | Timer mode register C2         | (TMC2)                          | -0               | See timer mode register C2 section                  |
|             | Timer mode register D1         | (TMD1)                          | 0000             | See timer mode register D1 section                  |
|             | Timer mode register D2         | (TMD2)                          | -000             | See timer mode register D2 section                  |
|             | Prescaler S                    | (PSS)                           | \$000            |   |
|             | Prescaler W                    | (PSW)                           | \$00             | •   |
|             | Timer/counter A                | (TCA)                           | \$00             |   |
|             | Timer/counter B                | (TCB)                           | \$00             |   |
|             | Timer/counter C                | (TCC)                           | \$00             |   |
|             | Timer/counter D                | (TCD)                           | \$00             |   |
|             | Timer write register B         | (TWBU,L)                        | \$X0             |   |
|             | Timer write register C         | (TWCU,L)                        | \$X0             |   |
|             | Timer write register D         | (TWDU,L)                        | \$X0             |   |

Table 1 (1) (cont) Initial Values after MCU Reset

| Item      |  | Abbr.   | Initial<br>value | Contents   |
|-----------|--|---|------------------|--|
| Serial    | Serial mode register 1                 | (SMR1)  | 0000             | See serial mode register 1 section                 |
| interface | Serial mode register 2                 | (SMR2)  | -0X-             | See serial mode register 2 section                 |
|           | Serial data register                   | (SRU,L)                                       | \$XX             | <u> </u>   |
|           | Octal counter                          | <u>, , , , , , , , , , , , , , , , , , , </u> | 000              |  |
| A/D       | A/D mode register                      | (AMR)   | 0000             | See A/D mode register section                      |
| converter | A/D data register<br>(HD404889 Series) | (ADRU,L)                                      | \$7F             | See A/D data register section                      |
|           | A/D data register<br>(HD404899 Series) | (ADRU,M,L)                                    | \$1FF            | See A/D data register section                      |
| LCD       | LCD control register                   | (LCR)   | 0000             | See LCD control register section                   |
|           | LCD mode register                      | (LMR)   | 0000             | See LCD duty/clock control register section        |
| Bit       | Low speed on flag                      | (LSON)  | 0                | See low-power mode section                         |
| registers | Watchdog timer on flag                 | (WDON)  | 0                | See timer C section                                |
|           | A/D start flag                         | (ADSF)  | 0                | See A/D converter section                          |
|           | Direct transfer on flag                | (DTON)  | 0                | See low-power mode section                         |
|           | Input capture status flag              | (ICSF)  | 0                | See timer D section                                |
|           | Input capture error flag               | (ICEF)  | 0                | See timer D section                                |
|           | Gear enable flag                       | (GEF)   | 0                | See system clock gear function                     |
| Others    | Miscellaneous register                 | (MIS)   | 0-00             | See low-power mode and input/output sections       |
|           | System clock select register           | (SSR)   | 0000             | See low-power mode and oscillator circuit sections |
|           | Module standby register 1              | (MSR1)  | -000             | See timer section                                  |
|           | Module standby register 2              | (MSR2)  | 00               | See serial interface and A/D converter sections    |
|           | Buzzer mode register                   | (BMR)   | 0000             | See Buzzer mode register section                   |
|           |  |   |                  |  |

Notes: 1. The state of registers and flags other than those listed above after an MCU reset is shown in table 1 (2)

2. X: Indicates invalid value, - indicates that the bit does not exist.

Table 1 (2) Initial Values after MCU Reset

| Item           | Abbr.   | After Stop Mode Clearance by WU₀ to WU₃ Input | After Other MCU Reset                       |  |  |
|----------------|---------|---|---|--|--|
| Carry flag     | (CA)    | Retain value immediately prior to             | Value immediately prior to MCU reset is not |  |  |
| Accumulator    | (A)     | entering stop mode                            | guaranteed. Must be initialized by program. |  |  |
| B register     | (B)     | _   |   |  |  |
| W register     | (W)     | _   |   |  |  |
| X/SPX register | (X/SPX) | _   |   |  |  |
| Y/SPY register | (Y/SPY) |   |   |  |  |
| RAM            |         | _   |   |  |  |
|                |         |   |   |  |  |

#### **Interrupts**

There are a total of nine interrupt sources, comprising wakeup input  $(\overline{WU}_0$  to  $\overline{WU}_3$ ), external interrupts  $(\overline{INT}_0, INT_1)$ , timer/counter (timer A, timer B, timer C, timer D) interrupts, a serial interface interrupt, and an A/D converter interrupt.

Each interrupt source is provided with an interrupt request flag, interrupt mask, and vector address, used for storing and controlling interrupt requests. In addition, an interrupt enable flag is provided to control interrupts as a whole.

Of the interrupt sources, timers B and D share the same vector address, and the A/D converter and serial interface also share the same vector address. Software must therefore determine which of the interrupt sources is requesting an interrupt at the start of interrupt handling.

# Interrupt control bits and interrupt handling:

The interrupt control bits are mapped onto RAM addresses \$000 to \$003 and \$022 to \$023, and can be accessed by RAM bit manipulation instructions. However, the interrupt request flags (IF) cannot be set by software. When the MCU is reset, the interrupt enable flag (IE) and interrupt request flags (IF) are initialized to 0, and the interrupt masks (IM) are initialized to 1.

Figure 9 shows a block diagram of the interrupt control circuit, table 2 shows interrupt priorities and vector addresses, and table 3 lists the conditions for executing interrupt handling for each of the nine kinds of interrupt source. When the interrupt request flag is set to 1 and the interrupt mask is cleared to 0, an interrupt is requested. If the interrupt enable flag is set to 1 at this time, interrupt handling is started. The vector address corresponding to the interrupt source is generated by the priority control circuit.

The interrupt handling sequence is shown in figure 10, and the interrupt handling flowchart in figure 11. When an interrupt is accepted, execution of the previous instruction is completed in the first cycle. In the second cycle, the interrupt enable flag (IE) is reset. In the second and third cycles, the contents of the carry flag, status flag, and program counter are saved on the stack. In the third cycle, a jump is made to the vector address and instruction execution is resumed from that address.

In each vector address area, a JMPL instruction should be written that branches to the start address of the interrupt routine. In the interrupt routine, the interrupt request flag that caused interrupt handling must be reset by software.

**Table 2** Vector Addresses and Interrupt Priorities

| Interrupt Source   | Priority | Vector Address |
|--|----------|----------------|
| RESET  | _        | \$0000         |
| $\overline{\overline{WU}_{\scriptscriptstyle 0}}$ to $\overline{\overline{WU}_{\scriptscriptstyle 3}}$ | 1        | \$0002         |
| ĪNT <sub>o</sub>   | 2        | \$0004         |
| INT,   | 3        | \$0006         |
| Timer A  | 4        | \$0008         |
| Timer B, D   | 5        | \$000A         |
| Timer C  | 6        | \$000C         |
| Serial interface, A/D converter  | 7        | \$000E         |




Figure 9 Block Diagram of Interrupt Control Circuit

Table 3 Interrupt Processing and Activation Conditions

# Interrupt Source

|                       | WU to                            |  |                  |         | Timer B o | r       | A/D or |
|-----------------------|----------------------------------|--|------------------|---------|-----------|---------|--------|
| Interrupt Control Bit | $\overline{WU}_{_3}^{^{\prime}}$ | $\overline{INT}_{\scriptscriptstyle{0}}$ | INT <sub>1</sub> | Timer A | Timer D   | Timer C | Serial |
| IE                    | 1                                | 1  | 1                | 1       | 1         | 1       | 1      |
| IFWU-ĪMWU             | 1                                | 0  | 0                | 0       | 0         | 0       | 0      |
| IF0·IM0               | *                                | 1  | 0                | 0       | 0         | 0       | 0      |
| IF1·IM1               | *                                | *  | 1                | 0       | 0         | 0       | 0      |
| IFTA-IMTA             | *                                | *  | *                | 1       | 0         | 0       | 0      |
| IFTB·IMTB+IFTD·IMTD   | *                                | *  | *                | *       | 1         | 0       | 0      |
| IFTC·IMTC             | *                                | *  | *                | *       | *         | 1       | 0      |
| IFAD·ĪMAD+IFS·ĪMS     | *                                | *  | *                | *       | *         | *       | 1      |

Note: \* Operation is not affected whether the value is 0 or 1.




Figure 10 Interrupt Sequence




Figure 11 Interrupt Handling Flowchart

# Interrupt enable flag (IE: \$000,0):

The interrupt enable flag controls interrupt enabling/disabling of all interrupt requests as shown in table 4. The interrupt enable flag is reset by interrupt handling and set by the RTNI instruction.

Table 4 Interrupt Enable Flag (IE: \$000,0)

| Interrupt Enable Flag(IE) | Interrupt Enabling/Disabling |
|---------------------------|------------------------------|
| 0                         | Interrupts disabled          |
| 1                         | Interrupts enabled           |

#### Wakeup interrupt request flag (IFWU: \$000,2):

The wakeup interrupt request flag (IFWU) is set by the detection of a falling edge in  $\overline{WU}_0$  to  $\overline{WU}_3$  input in active mode, subactive mode, watch mode, or standby mode. In stop mode, when a falling edge is detected at the wakeup pin, the MCU waits for the oscillation settling time, then switches to active mode. The wakeup interrupt request flag (IFWU) is not set in this case.

#### Wakeup interrupt mask (IMWU: \$000,3):

This bit masks an interrupt request by the wakeup interrupt request flag.




Figure 12 Edge Detection Select Register (ESR)

# External interrupt request flags (IF0, IF1: \$001):

IF0 is set by a falling edge in the  $\overline{INT}_0$  input, and IF1 is set by a rising edge, falling edge, or both edges in the INT, input (table 5).

Interrupt edge selection is performed by means of the edge detection select register (ESR: \$006) (figure 12).

Table 5 External Interrupt Request Flags (IF0, IF1: \$001)

| (IF0, IF1) | Interrupt Request                    |
|------------|--------------------------------------|
| 0          | No external interrupt request        |
| 1          | External interrupt request generated |

# External interrupt masks (IMO, IM1: \$001):

These bits mask interrupt requests by the external interrupt request flags (table 6).

# Table 6 External Interrupt Mask (IM: \$001)

| External Interrupt Masks |  |
|--------------------------|--|
| (IM0, IM1)               | Interrupt Request                                |
| 0                        | External interrupt request enabled               |
| 1                        | External interrupt request masked (held pending) |

# Timer A interrupt request flag (IFTA: \$002,0):

The timer A interrupt request flag is set by timer A overflow output (table 7).

# Table 7 Timer A Interrupt Request Flag (IFTA: \$002,0)

| Timer A Interrupt Request Flag(IFTA) | Interrupt Request                   |
|--------------------------------------|-------------------------------------|
| 0                                    | No timer A interrupt request        |
| 1                                    | Timer A interrupt request generated |

#### Timer A interrupt mask (IMTA: \$002,1):

This bit masks an interrupt request by the timer A interrupt request flag (table 8).

# Table 8 Timer A Interrupt Mask (IMTA: \$002,1)

| Timer A Interrupt Mask (IMTA) | Interrupt Request                               |
|-------------------------------|---|
| 0                             | Timer A interrupt request enabled               |
| 1                             | Timer A interrupt request masked (held pending) |

# Timer B interrupt request flag (IFTB: \$002.2):

The timer B interrupt request flag is set by timer B overflow output (table 9).

# Table 9 Timer B Interrupt Request Flag (IFTB: \$002,2)

| Timer   | В | Interrup | nt Rea | west | Flag |
|---------|---|----------|--------|------|------|
| 1111101 | _ | mitchap  | n iveq | ucsi | ··ug |

| (IFTB) | Interrupt Request                   |
|--------|-------------------------------------|
| 0      | No timer B interrupt request        |
| 1      | Timer B interrupt request generated |

# Timer B interrupt mask (IMTB: \$002,3):

This bit masks an interrupt request by the timer B interrupt request flag (table 10).

# Table 10 Timer B Interrupt Mask (IMTB: \$002,3)

| Timer B Interrupt Mask (IMTB) | Interrupt Request |
|-------------------------------|-------------------|

|   | • manufactured                                  |
|---|---|
| 0 | Timer B interrupt request enabled               |
| 1 | Timer B interrupt request masked (held pending) |

# Timer C interrupt request flag (IFTC: \$003.0):

The timer C interrupt request flag is set by timer C overflow output (table 11).

# Table 11 Timer C Interrupt Request Flag (IFTC: \$003,0)

# Timer C Interrupt Request Flag

| (IFTC) | Interrupt Request                                  |
|--------|--|
| 0      | No timer C interrupt request                       |
| 1      | Timer C interrupt request generated (held pending) |

# Timer C interrupt mask (IMTC: \$003,1):

This bit masks an interrupt request by the timer C interrupt request flag (table 12).

# Table 12 Timer C Interrupt Mask (IMTC: \$003,1)

| Timer C Interrupt Mask (IMTC) | Interrupt Request                               |
|-------------------------------|---|
| 0                             | Timer C interrupt request enabled               |
| 1                             | Timer C interrupt request masked (held pending) |

# Timer D interrupt request flag (IFTD: \$022,2): (Applies to HD404889, HD404899, and HD404878 Series)

The timer D interrupt request flag is set by timer D overflow output, or by an EVND input edge when used as an input capture timer (table 13).

Table 13 Timer D Interrupt Request Flag (IFTD: \$022,2)

| Timer D Interrupt Request Flag (IFTD) | Interrupt Request                   |
|---------------------------------------|-------------------------------------|
| 0                                     | No timer D interrupt request        |
| 1                                     | Timer D interrupt request generated |

# Timer D interrupt mask (IMTD: \$022,3): (Applies to HD404889, HD404899, and HD404878 Series)

This bit masks an interrupt request by the timer D interrupt request flag (table 14).

Table 14 Timer D Interrupt Mask (IMTD: \$022,3)

| Timer D Interrupt Mask (IMTD) | Interrupt Request                               |
|-------------------------------|---|
| 0                             | Timer D interrupt request enabled               |
| 1                             | Timer D interrupt request masked (held pending) |

# Serial interrupt request flag (IFS: \$023,2):

The serial interrupt request flag is set on completion of serial data transfer, or if data transfer is halted midway (table 15).

Table 15 Serial Interrupt Request Flag (IFS: \$023,2)

# Serial Interrupt Request Flag (IFS) Interrupt Request

| 0 | No serial interrupt request        |
|---|------------------------------------|
| 1 | Serial interrupt request generated |

# Serial interrupt mask (IMS: \$023,3):

This bit masks an interrupt request by the serial interrupt request flag (table 16).

# Table 16 Serial Interrupt Mask (IMS: \$023,3)

| Serial Interrupt Mask (IMS) | Interrupt Request                              |
|-----------------------------|--|
| 0                           | Serial interrupt request enabled               |
| 1                           | Serial interrupt request masked (held pending) |

A/D interrupt request flag (IFAD: \$003,2): (Applies to HD404889, HD404899, and HD404868 Series) The A/D interrupt request flag is set on completion of A/D conversion (table 17).

Table 17 A/D Interrupt Request Flag (IFAD: \$003,2)

# A/D Interrupt Request Flag (IFAD) Interrupt Request

| 0 | No A/D interrupt request        |
|---|---------------------------------|
| 1 | A/D interrupt request generated |

# A/D interrupt mask (IMAD: \$003,3): (Applies to HD404889, HD404899, and HD404868 Series)

This bit masks an interrupt request by the A/D interrupt request flag (table 18).

Table 18 A/D Interrupt Mask (IMAD: \$003,3)

| Serial Interrupt Mask (IMAD) | Interrupt Request                           |
|------------------------------|---|
| 0                            | A/D interrupt request enabled               |
| 1                            | A/D interrupt request masked (held pending) |
|                              |   |

# **Operating Modes**

The five operating modes shown in table 19 can be used for the MCU.

The function of each mode is shown in table 20, and the state transition diagram among each mode in figure 13.

**Table 19** Operating Modes and Clock Status

|                     |                      | Mode Name  |   |   |  |   |
|---------------------|----------------------|--|---|---|--|---|
|                     |                      | Active   | Standby                                 | Stop  | Watch  | Subactive*2   |
| Activation method   |                      | RESET cancellation, interrupt request, WU to WU in stop mode STOP/SBY instruction in subactive mode (when direct transfer is selected) | SBY instruction                         | STOP<br>instruction<br>when<br>TMA3 = 0               | STOP<br>instruction<br>when<br>TMA3 = 1  | INT <sub>o</sub> /timer A or WU <sub>o</sub> to WU <sub>o</sub> interrupt request in watch mode |
| Status              | System oscillator    | OP   | OP                                      | Stopped   | Stopped  | Stopped   |
|                     | Subsystem oscillator | OP   | OP                                      | OP *1   | OP   | ОР  |
| Cancellation method |                      | RESET<br>input,<br>STOP/SBY<br>instruction   | RESET<br>input,<br>interrupt<br>request | RESET input, WU <sub>0</sub> to WU <sub>3</sub> input | RESET input, INT <sub>o</sub> /timer A or WU <sub>o</sub> to WU <sub>o</sub> interrupt | instruction   |

Notes: OP: implies in operation.

- 1. Operating or stopping the oscillator can be selected by setting bit 3 of the system clock select register (SSR: \$004)
- 2. Subactive mode is an optional function; specify it on the fnction option list.

**Table 20** Operation in Low-Power Dissipation Modes

| Function         | Stop Mode  | Watch mode | Standby Mode | Subactive Mode*3 |  |
|------------------|------------|------------|--------------|------------------|--|
| CPU              | Retained   | Retained   | Retained     | OP               |  |
| RAM              | Retained   | Retained   | Retained     | OP               |  |
| Timer A          | Stopped    | OP         | OP           | OP               |  |
| Timer B          | Stopped    | Stopped    | OP           | OP               |  |
| Timer C          | Stopped    | Stopped    | OP           | OP               |  |
| Timer D *4       | Stopped    | Stopped    | OP           | OP               |  |
| Serial interface | Stopped *1 | Stopped *1 | OP           | OP               |  |
| A/D *5           | Stopped    | Stopped    | OP           | Stopped          |  |
| LCD              | Stopped    | OP *²      | OP           | OP               |  |
| I/O              | Retained   | Retained   | Retained     | OP               |  |

Notes: OP: implies in operation.

 Transmission/Reception is activated if a clock is input in external clock mode. However, interrupts stop.

TOOLICK.

- 2. When a 32 kHz clock source is used.
- 3. Subactive mode is an optional function specified on the function option list.
- 4. Applies to HD404889, HD404899, and HD404878 Series.
- 5. Applies to HD404889, HD404899, and HD404868 Series.




Figure 13 MCU Status Transitions

#### Active mode:

In active mode all functions operate. In this mode, the MCU operates on clocks generated by the OSC<sub>1</sub> and OSC<sub>2</sub> oscillator circuits.

#### Standby mode:

In standby mode the oscillators continue to operate but clocks relating to instruction execution halt. As a result, CPU operation stops, and registers, RAM, and the D port/R port set for output retain their state immediately prior to entering standby mode. Interrupts, timers, the serial interface, and other peripheral functions continue to operate.

Power consumption is lower than in active mode due to the halting of the CPU.

The MCU is switched to standby mode by executing the SBY instruction in active mode. Standby mode is cleared by  $\overline{RESET}$  input or an interrupt request. When standby mode is cleared by  $\overline{RESET}$  input, an MCU reset is performed. When standby mode is cleared by an interrupt request, the MCU enters active mode and executes a instruction following the SBY instruction. After executing the instruction, if the interrupt enable flag is set to 1, interrupt handling is executed; if the interrupt enable flag is cleared to 0, the interrupt request is held pending and normal instruction execution is continued.

NO OLICA

MCU operation flowchart is shown in figure 14.






Figure 14 MCU Operation Flowchart

#### Stop mode:

In stop mode, all MCU function stop except that states prior to entry into stop mode are retained. This mode thus has the lowest power consumption of all operating mode.

In stop mode, the OSC<sub>1</sub> and OSC<sub>2</sub> oscillators stop. Bit 3 (SSR3) of the system clock select register (SSR: \$004) (figure 24) can be used to select the active (= 0) or stopped (= 1) state for the X1 and X2 oscillators.

The MCU is switched to stop mode by executing a STOP instruction while bit 3 (TMA3) of timer mode register A (TMA: \$00F) is cleared to 0 in active mode. Stop mode is cleared by  $\overline{RESET}$  or  $\overline{WU}_0$  to  $\overline{WU}_3$  input. When stop mode is cleared by  $\overline{RESET}$ , the RESET signal should be input for at least the oscillation settling time (tRC) (see "AC Characteristics") shown in figure 15. Then, the MCU is initialized and starts instruction execution from the start (address 0) of the program.

When the MCU detects a falling edge at  $\overline{WU}_0$  to  $\overline{WU}_3$  in stop mode, it automatically waits for the oscillation settling time, then switches to active mode. After the transition to active mode, the MCU resumes program execution from the instruction following the STOP instruction.

If stop mode is cleared by wakeup input, RAM data and registers retain their values prior to entering stop mode.




Figure 15 Timing Chart for Clearing Stop Mode by RESET Input

Note: If stop mode is cleared by wakeup input when an external clock is used as the system clock (OSC1), the subclock should not be stopped in stop mode.

#### Watch mode:

In watch mode, the realtime clock function (timer A) and LCD function using the X1 and X2 oscillators operate, but other functions stop. This mode thus has the second lowest power consumption after stop mode, and is useful for performing realtime clock display only.

In watch mode, the OSC<sub>1</sub> and OSC<sub>2</sub> oscillators stop but the X1 and X2 oscillators continue to operate.

The MCU is switched to watch mode by executing a STOP instruction while TMA3 = 1 in active mode, or by executing a STOP/SBY instruction in subactive mode.

Watch mode is cleared by  $\overline{RESET}$  input or an  $\overline{INT_0}$ , timer A or  $\overline{WU_0}$  to  $\overline{WU_3}$  interrupt request. For  $\overline{RESET}$  input, refer to the section on stop mode. When watch mode is cleared by an  $\overline{INT_0}$ , timer A or  $\overline{WU_0}$  to  $\overline{WU_3}$ 

interrupt request, the mode transition depends on the value of the LSON bit: the MCU enters active mode if LSON = 0, and enters subactive mode if LSON = 1. In the case of a transition to active mode, interrupt request generation is delayed to secure the oscillation settling time: the delay is the tRC set time for the timer A interrupt, and, for the  $\overline{INT_0}$  interrupt or  $\overline{WU_0}$  to  $\overline{WU_3}$  interrupt, Tx ( $T + t_{RC} < Tx < 2T + t_{RC}$ ) if bit 1 and 0 (MIS1, MIS0) of the miscellaneous register are set to 00, or Tx ( $t_{RC} < Tx < T + t_{RC}$ ) if MIS1 and MIS0 are set to 01 or 10 (figures 16 and 17). Other operations when the transition is made are the same as when watch mode is cleared (figure 14).

#### Subactive mode:

In subactive mode, the OSC<sub>1</sub> and OSC<sub>2</sub> oscillator circuits stop and the MCU operates on clocks generated by the X1 and X2 oscillator circuits. In this mode, functions other than the A/D converter operate, but since the operating clocks are slow, power consumption is the lowest after watch mode.

A CPU instruction processing speed of 244  $\mu$ s or 122  $\mu$ s can be selected according to whether bit 2 (SSR2) of the system clock select register (SSR: \$004) is set to 1 or cleared to 0. The value of the SSR2 bit should be changed (0 $\rightarrow$ 1 or 1 $\rightarrow$ 0) only in active mode. If the value is changed in subactive mode, the MCU may operate incorrectly.

Subactive mode is cleared by executing a STOP/SBY instruction. A transition is then made to either watch mode or active mode according to the value of the low speed on flag (LSON: \$020,0) and the direct transfer on flag (DTON: \$020,3).

Subactive mode is a function option, and should be specified in the function option list.

#### **Interrupt frame:**

In watch mode and subactive mode,  $\emptyset_{\text{CLK}}$  is supplied to the timer A,  $\overline{\text{WU}}_0$  to  $\overline{\text{WU}}_3$ , and  $\overline{\text{INT}}_0$  acceptance circuits. Prescaler W and timer A operate as time bases, and generate interrupt frame timing. Either of two values can be selected for the interrupt frame period, T, by means of the miscellaneous register (MIS: \$005) (figure 17).

In watch mode and subactive mode, the timing for generation of timer  $A_{\bullet}\overline{INT}_{0}$  and  $\overline{WU}_{0}$  to  $\overline{WU}_{3}$  interrupts is synchronized with the interrupt frame. Except for the case of an active mode transition, the interrupt strobe timing is used for interrupt request generation. Timer A generates overflow and interrupt requests at the interrupt strobe timing.




Figure 16 Interrupt Frame




Figure 17 Miscellaneous Register (MIS)

#### Direct transition from subactive to active mode:

A direct transition can be made from subactive mode to active mode by controlling the direct transfer on flag (DTON: \$020,3) and low speed on flag (LSON: \$020,0). The procedure is shown below.

- (a) Set LSON = 0 and DTON = 1 in subactive mode.
- (b) Execute a STOP or SBY instruction.
- (c) After the lapse of the MCU internal processing time and the oscillation settling time, the MCU automatically switches from subactive mode to active mode (figure 18).

Notes: 1. The DTON flag (\$020,3) can be set in only subactive mode. It is always in the reset state in active mode.

2. The condition for transition time  $T_{_D}$  from the subactive mode to active mode is as follows:  $t_{_{PC}} < T_{_D} < T + t_{_{PC}}$ .




Figure 18 Direct Transition Timing

# MCU operation sequence:

The MCU operates in accordance with the flowchart shown in figure 19.  $\overline{RESET}$  input is asynchronous input, and the MCU immediately enters the reset state upon  $\overline{RESET}$  input, regardless of its current state.

In the low-power mode operation sequence, if a STOP/SBY instruction is executed while the IE flag is cleared and the interrupt flag is set, releasing the relevant interrupt mask, the STOP/SBY instruction is canceled (regarded as NOP) and the next instruction is executed. Therefore, when executing a STOP/SBY instruction, all interrupt flags must be cleared, or interrupts masked, beforehand.




Figure 19 MCU Operating Sequence (Low-Power Mode Operation)

#### Usage notes:

In watch mode and subactive mode, an interrupt will not be detected correctly if the  $\overline{INT}_0$  or  $\overline{WU}_0$  to  $\overline{WU}_3$  high or low-level period is shorter than the interrupt frame period.

The MCU's edge sensing method is shown in figure 20. The MCU samples the  $\overline{INT}_0$  and  $\overline{WU}_0$  to  $\overline{WU}_3$  signals at regular intervals, and if consecutive sampled values change from high to low, it determines that a falling edge has been generated.

Interrupt detection errors occur since this sampling is performed at the interrupt frame period. If the high-level period of the  $\overline{INT}_0$  or  $\overline{WU}_0$  to  $\overline{WU}_3$  signal is within an interrupt frame, as shown in figure 21 (a), the signal will be low at point A and point B, with the result that the falling edge will not be recognized. Similarly, If the low-level period of the  $\overline{INT}_0$  or  $\overline{WU}_0$  to  $\overline{WU}_3$  signal is within an interrupt frame, as shown in figure 21 (b), the signal will be high at point A and point B, with the result that the falling edge will not be recognized.

In watch mode and subactive mode, therefore, ensure that the high-level and low-level periods of the  $\overline{INT}_0$  and  $\overline{WU}_0$  to  $\overline{WU}_3$  signals is at least as long as the interrupt frame period.




Figure 20 Edge Sensing Method




Figure 21 Sampling Examples

#### Internal Oscillator Circuit

Figure 22 shows the clock pulse generator circuit. As shown in table 21, a ceramic oscillator or crystal oscillator can be connected to OSC1 and OSC2, and a 32.768 kHz crystal oscillator can be connected to X1 and X2. External clock operation is possible for the system oscillator. Set bit 1 (SSR1) of the system clock select register (SSR: \$004) according to the frequency of the oscillator connected to OSC1 and OSC2 (figure 24).

Note: If the setting of bit 1 in the system clock select register does not match the frequency of the system oscillator, the subsystem using 32.768 kHz oscillation will not operate correctly.




Figure 22 Clock Pulse Generator Circuit

# **System Clock Gear Function**

The MCU has a built-in system clock gear function that allows the system clock divided by 4 or by 32 to be selected by software for the instruction execution time. Efficient power consumption can be achieved by operating at the divided-by-4 rate when high-speed processing is needed, and at the divided-by-32 rate at the other times. Figure 23 shows the system clock conversion method.

System clock conversion from division-by-4 to division-by-32 is performed as follows. First, make the division-by-32 setting (SSR0 write), then set the gear enable flag (GEF: \$021,3). This flag is used to distinguish between gear conversion and a transition to standby mode. Next, execute an SBY instruction. When the gear enable flag is not set, standby mode is entered; when this flag is set, gear conversion mode is entered. In this case a transition is made to standby mode for the duration of the gear conversion, but after the synchronization time has elapsed, a transition is made automatically to active mode. As soon as the transition is made to active mode, the gear enable flag is reset.

The same procedure is used for conversion from division-by-32 to division-by-4.

Clear all interrupts, then disable interrupts, before carrying out gear conversion. Incorrect operation may result if an interrupt is generated during gear conversion.




Figure 23 System Clock Division Ratio Conversion Flowchart





Figure 24 System Clock Select Register

**Table 21** Oscillator Circuit Examples



Notes: 1. With a crystal or ceramic oscillator, circuit constants will differ depending on the resonator, stray capacitance in the interconnecting circuit, and other factors. Suitable constants should be determined in consultation with the resonator manufacturer.

- 2. Make the connections between the OSC<sub>1</sub> and OSC<sub>2</sub> pins (X1 and X2 pins) and external components as short as possible, and ensure that no other lines cross these lines (see layout example in figure 25).
- 3. When 32.768 kHz crystal oscillation is not used, fix the X1 pin at V<sub>cc</sub> and leave the X2 pin open.




Figure 25 Typical Layouts of Crystal and Ceramic Oscillator

OLCX.

# Input/Output

The MCU has 46 input/output pins ( $D_0$  to  $D_{11}$ , R0 to R7, R8<sub>0</sub>, and R8<sub>1</sub>) in the HD404889, HD404899, and HD404878 Series, or 41 input/output pins ( $D_0$  to  $D_9$ , R0<sub>0</sub>, R0<sub>1</sub>, R0<sub>2</sub>, and R1 to R7) in the HD404868 Series. The features of these pins are described below.

- The four pins D<sub>0</sub> to D<sub>2</sub> are source large-current (10 mA max.) I/O pins.
- The eight pins D<sub>4</sub> to D<sub>14</sub> are sink large-current (15 mA max.) I/O pins.
- I/O pins comprise pins (D<sub>0</sub>, D<sub>1</sub>, R<sub>0</sub>, R<sub>1</sub>, R2<sub>0</sub> to R2<sub>2</sub>, R3 to R7, R8<sub>0</sub>, and R8<sub>1</sub>) that also have a peripheral function (timer, serial interface, etc.). With these pins, the peripheral function setting has priority over the D port or R port pin setting. When a peripheral function setting has been made for a pin, the pin function and input/output mode will be switched automatically in accordance with that setting.
- Selection of input or output for I/O pins, or selection of the port or peripheral function for pins
  multiplexed as peripheral function pins, is performed by the program.
- All output of the peripheral function pins are CMOS outputs. The SO pin and R2<sub>2</sub> port pin can be designated as NMOS open-drain output by the program.
- A reset clears peripheral function selection. And since the data control registers (DCD, DCR) are also reset, input/output pins go to the high-impedance state.

Each I/O pin has a built-in pull-up MOS that can be turned on and off individually by the program.

Figure 26 shows the I/O buffer configuration, and table 22 shows I/O pin circuit configuration control by the program.

Table 23 shows the circuit configuration of each I/O pin.





Figure 26 I/O Pin Circuit Configuration

Table 22 Programmable I/O Circuits

| MIS3 (bit 3 of M | 0    |   |   |    | 1  |   |    |    |    |
|------------------|------|---|---|----|----|---|----|----|----|
| DCD,DCR          |      | 0 |   | 1  |    | 0 |    | 1  |    |
| PDR              |      | 0 | 1 | 0  | 1  | 0 | 1  | 0  | 1  |
| CMOS buffer      | PMOS | _ | _ | _  | ON | _ | _  | _  | ON |
|                  | NMOS | _ |   | ON | _  | _ | _  | ON | _  |
| pull-up MOS      |      | _ | _ | _  | _  | _ | ON | _  | ON |


Note: —: OFF

Table 23 Circuit Configurations of I/O Pins



Note: In a reset, since the I/O control registers are reset, input/output pins go to the high-impedance state and peripheral function selections are cleared.

Table 23 Circuit Configurations of I/O Pins (cont)



Notes: In a reset, since the I/O control registers are reset, input/output pins go to the high-impedance state and peripheral function selections are cleared.

<sup>\*</sup> Applies to HD404889, HD404899, and HD404868 Series.

#### D Port

The D port consists of 12 I/O pins (10 I/O pins in the HD404868 Series) that are addressed bit-by-bit.

Ports  $D_0$  to  $D_3$  are source large-current I/O pins, and ports  $D_4$  to  $D_{11}$  (ports  $D_4$  to  $D_9$  in the HD404868 Series) are sink large-current I/O pins.

The D port can be set and reset by the SED and RED instructions or the SEDD and REDD instructions. Output data is stored in the port data register (PDR) for each pin. The entire D port can be tested by the TD or TDD instruction.

The D port output buffer is turned on and off by the D port data control registers (DCD0 to DCD2: \$030 to \$032). The DCD registers are mapped onto memory addresses (figure 27).

Ports  $D_0$  and  $D_1$  are multiplexed as interrupt input pins  $\overline{INT}_0$  and  $INT_1$ , respectively. Setting as interrupt pins is performed by bits 0 and 1 (PMR00, PMR01) of port mode register 0 (PMR0: \$008) (figure 28).



| Data control registers | (DCD0-2:\$030<br>(DCR0-8:\$030 | ,           |             |             |             |
|------------------------|--------------------------------|-------------|-------------|-------------|-------------|
| Register Name          | Bit                            | 3           | 2           | 1           | 0           |
|                        | Read/Write                     | W           | W           | W           | W           |
| DCD0-DCD2              | Reset                          | 0           | 0           | 0           | 0           |
|                        | Bit name                       | DCD03-DCD23 | DCD02-DCD22 | DCD01-DCD21 | DCD00-DCD20 |
|                        | Read/Write                     | W           | W           | W           | W           |
| DCR0-DCR8              | Reset                          | 0           | 0           | 0           | 0           |
|                        | Bit name                       | DCR03-DCR73 | DCR02-DCR72 | DCR01-DCR81 | DCR00-DCR80 |
| -                      |                                |             |             |             |             |

|               | All bits | CMOS buffer control              |
|---------------|----------|----------------------------------|
| $\overline{}$ | 0        | CMOS buffer off (high impedance) |
|               | 1        | CMOS buffer active               |

Correspondence between each bit of DCD and DCR and ports

|               |                |                   | •               |                 |
|---------------|----------------|-------------------|-----------------|-----------------|
| Register Name | Bit 3          | Bit 2             | Bit 1           | Bit 0           |
| DCD0          | D <sub>3</sub> | D <sub>2</sub>    | D <sub>1</sub>  | D <sub>0</sub>  |
| DCD1          | D <sub>7</sub> | D <sub>6</sub>    | <b>D</b> 5      | D4              |
| DCD2          | D11*           | D <sub>10</sub> * | <b>D</b> 9      | D8              |
| DCR0          | R03*           | R02               | R01             | R0 <sub>0</sub> |
| DCR1          | R13            | R12               | R1 <sub>1</sub> | R10             |
| DCR2          | R23            | R22               | R21             | R20             |
| DCR3          | R33            | R32               | R31             | R30             |
| DCR4          | R43            | R42               | R41             | R40             |
| DCR5          | R53            | R52               | R51             | R50             |
| DCR6          | R63            | R62               | R61             | R60             |
| DCR7          | R73            | R72               | R71             | R70             |
| DCR8          |                |                   | R81*            | R80*            |

Note: \* Applies to HD404889, HD404899, and HD404878 Series

Figure 27 Data Control Registers (DCD, DCR)

#### R Port

The R port consists of 34 I/O pins (31 I/O pins in the HD404868 Series) that are addressed in 4-bit units.

Input can be performed by means of the LAR and LBR instructions, and output by means of the LRA and LRB instructions. Output data is stored in the port data register (PDR) for each pin.

The R port output buffer is turned on and off by the R port data control registers (DCR0 to DCR8: \$034 to \$03C). The DCR registers are mapped onto memory addresses (figure 27).

Ports  $RO_0$  to  $RO_3$  are multiplexed as wakeup input pins  $\overline{WU}_0$  to  $\overline{WU}_3$ , respectively. Setting of these pins as peripheral function pins is performed by port mode register 1 (PMR1: \$009) (figure 29).

Ports R1<sub>0</sub> and R1<sub>1</sub> are multiplexed as peripheral function pins EVNB and EVND, respectively. Setting of these pins as peripheral function pins is performed by bits 0 and 1 (PMR20, PMR21) of port mode register 2 (PMR2: \$00A) (figure 30).

Ports R1<sub>2</sub> to R1<sub>3</sub> and R2<sub>0</sub> are multiplexed as peripheral function pins BUZZ, TOB, and TOC, respectively. Setting of these pins as peripheral function pins is performed by bits 2 and 3 (PMR22, PMR23) of port mode register 2 (PMR2: \$00A) and bit 0 (PMR30) of port mode register 3 (PMR3: \$00B)(figures 30 and 31).

Ports R2<sub>1</sub> and R2<sub>2</sub> are multiplexed as peripheral function pins  $\overline{SCK}$  and SI/SO, respectively. Setting of these pins as peripheral function pins is performed by bits 1 to 3 (PMR31 to PMR33) of port mode register 3 (PMR3: \$00B) (figure 31).

Ports R3 to R6 are multiplexed as peripheral function pins SEG1 to SEG16, respectively. Setting of these pins as segment pins is performed every 4 pins in 4-bit units by port mode register 4 (PMR4: \$00C) (figure 32).

Ports R7<sub>0</sub> to R7<sub>3</sub> and R8<sub>0</sub> to R8<sub>1</sub> also function as peripheral function pins AN<sub>0</sub> to AN<sub>5</sub> (HD404889, HD404899, and HD404868 series only). Peripheral function pin setting of these pins is performed using bits 1 to 3 (AMR<sub>2</sub> to AMR<sub>3</sub>) of the A/D mode register (AMR :\$028). (See Figure 74 in A/D Converter.)




Figure 28 Port Mode Register 0 (PMR0: \$008)

O O CX




Figure 29 Port Mode Register 1 (PMR1: \$009)




Figure 30 Port Mode Register 2 (PMR2: \$00A)




Figure 31 Port Mode Register 3 (PMR3: \$00B)




Figure 32 Port Mode Register 4 (PMR4: \$00C)

# **Pull-Up MOS Control**

Program-controllable pull-ups MOS are incorporated in all I/O pins.

On/off control of all pull-ups MOS is performed by bit 3 (MIS3) of the miscellaneous register (MIS: \$005) and the port data register (PDR) for each pin, enabling the pull-up MOS to be turned on or off independently for each pin (table 22, figure 33).

Except for analog input multiplexed pins, the pull-up MOS on/off setting can be made independent of the setting as an on-chip supporting module pin.




Figure 33 Miscellaneous Register (MIS:\$005)

# Handling of I/O Pins Not Used by User System

If I/O pins that are not used by the user system are left floating, they may generate noise that can result in chip malfunctions. Therefore, the pin potential must be fixed.

In this case, pull the pins up to  $V_{\rm cc}$  with the built-in pull-up MOS or with an external resistor of approximately 100  $k\Omega.$ 

#### Prescalers

The MCU has the following two prescalers, S and W.

The operating conditions for each prescaler are shown in table 24, and the output supply destinations in figure 34.

Timer A to D input clocks other than external events, serial transfer clocks other than external clocks, and the LCD circuit operating clock are selected from the prescaler outputs in accordance with the respective mode register.

## **Prescaler Operation**

#### Prescaler S (PSS):

Prescaler S is an 11-bit counter that has the system clock as input. When the MCU is reset, prescaler S is reset to \$000, then divides the system clock. Prescaler S operation is stopped by a reset by the MCU, and in stop mode and watch mode. It does not stop in any other modes.

# Prescaler W (PSW):

Prescaler W is a counter that has a clock divided from the X1 input (32 kHz crystal oscillation) as input.

When the MCU is reset, prescaler W is reset to \$00, then divides the input clock. Prescaler W can also be reset by software.

**Table 24** Prescaler Operating Conditions

| Prescaler   | Input Clock   | Reset Conditions     | Stop Conditions                     |
|-------------|---|----------------------|-------------------------------------|
| Prescaler S | System clock in active and standby modes, Subsystem clock in subactive mode                       |                      | MCU reset, Stop mode,<br>Watch mode |
| Prescaler W | Clock obtained by division-<br>by-8 of 32.768 kHz<br>oscillation by subsystem<br>clock oscillator | MCU reset, Software* | MCU reset, Stop mode                |

Note: If bits TMA3 to TMA1 in timer mode register A (TMA) are all set to 1, PSW is cleared to \$00.




Figure 34 Prescaler Output Destinations

#### **Timers**

The MCU incorporates four timers, A to D, in the HD404889, HD404899, and HD404878 Series, or three timers, A to C, in the HD404868 Series.

• Timer A: Free-running timer

Timer B: Multifunctional timer

• Timer C: Multifunctional timer

• Timer D: Multifunctional timer

Timer A is an 8-bit free-running timer. Timers B, C, and D are 8-bit multifunctional timers; Each one of their have the functions shown in table 25 and their operating mode can be set by the program.

**Table 25** Timer Functions

| Functios        |                | Timer A                  | Timer B   | Timer C   | Timer D   |
|-----------------|----------------|--------------------------|-----------|-----------|-----------|
| Clock source    | Prescaler S    | Available                | Available | Available | Available |
|                 | Prescaler W    | Avai <mark>la</mark> ble | _         | _         | _         |
|                 | External event |                          | Available | _         | Available |
| Timer functions | Free-running   | Available                | Available | Available | Available |
|                 | Time-base      | Available                | <b>)</b>  | _         | _         |
|                 | Event counter  | _                        | Available | _         | Available |
|                 | Reload         |                          | Available | Available | Available |
|                 | Watchdog       | _                        | -0        | Available | _         |
|                 | Input Capture  | _                        | -         | _         | Available |
| Timer outputs   | Toggle         | _                        | Available | Available | _         |
|                 | PWM            | _                        | Available | Available | _         |

Note: — implies not available

#### Timer A

#### **Timer A Functions**

Timer A has the following functions.

- Free-running timer
- Realtime clock time base

The block diagram of timer A is shown in figure 35.




Figure 35 Timer A Block Diagram

# **Timer A Operation**

#### Free-running timer operation:

The timer A input clock is selected by timer mode register A (TMA: \$00F).

Timer A is reset to \$00 by an MCU reset, and counts up each time the input clock is input. When the input clock is input after the timer A value reaches \$FF, overflow output is generated, and the timer A value becomes \$00. The generated overflow output sets the timer A interrupt request flag (IFTA: \$002,0). Timer A continues counting up after the count value returns to \$00, so that an interrupt is generated regularly every 256 input clock cycles.

#### Realtime clock time base operation:

Timer A can be used as the realtime clock time base by setting bit 3 (TMA3) of timer mode register A to 1. As the prescaler W output is input to timer/counter A, interrupts are generated with accurate timing using the 32.768 kHz crystal oscillator as the basic clock.

When timer A is used as the realtime clock time base, prescaler W and timer/counter A can be reset to \$00 by the program.

# **Timer A Register**

Timer A operation is set by means of the following register.

# Timer mode register A (TMA: \$00F):

Timer mode register A (TMA: \$00F) is a 4-bit write-only register. Timer A operation and input clock selection are set as shown in figure 36.






Figure 36 Timer Mode Register A (TMA)

#### Timer B

**Timer B Functions:** Timer B has the following functions.

- Free-running/reload timer
- External event counter
- Timer output operation (toggle output, PWM output)

The block diagram of timer B is shown in figure 37.




Figure 37 Timer B Block Diagram

#### **Timer B Operation**

### • Free-running/reload timer:

Free-running/reload timer operation, the input clock source, and the prescaler division ratio are selected by means of timer mode register B1 (TMB1).

Timer B is initialized to the value written to timer write register B (TWBL, TWBU) by software, and counts up by 1 each time the input clock is input. When the input clock is input after the timer B value reaches \$FF, overflow output is generated. Timer B is then set to the value in timer write register B if the reload timer function is selected, or to \$00 if the free-running timer function is selected, and starts counting up again.

Overflow output sets the timer B interrupt request flag (IFTB). This flag is reset by the program or by an MCU reset.

For details, see figure 3, Interrupt Control Bit and Register Flag Area Configuration, and table 1, Initial Values after MCU Reset.

### • External event counter operation:

When external event input is designated for the input clock, timer B operates as an external event counter. When external event input is used, the R1<sub>0</sub>/EVNB pin is designated as the EVNB pin by port mode register 2 (PMR2).

The external event detected edge for timer B can be designated as a falling edge, rising edge, or both falling and rising edges in the input signal by means of timer mode register B2 (TMB2). If both falling and rising edges are selected, the input signal falling and rising edge interval should be at least 2tcyc.

Timer B counts up by 1 each time a falling edge is detected in the signal input at the EVNB pin. Other operations are the same as for the free-running/reload timer function.

## • Timer output operation:

With timer B, the R13/TOB pin is designated as the TOB pin by the setting of bit 3 of port mode register 2 (PMR2), and toggle waveform output or PWM waveform output can be selected by timer mode register B2 (TMB2).

# - Toggle output:

With toggle output, the output level is changed upon input of the next clock pulse after the timer B value reaches \$FF. Use of this function in combination with the reload timer allows a clock signal with any period to be output, enabling it to be used as buzzer output. The output waveform is shown in figure 38 (1).

## - PWM output:

With PWM output, variable-duty pulses are output. The output waveform is as shown in figure 38 (2), according to the contents of timer mode register B1 (TMB1) and timer write register B (TWBL, TWBU). When the waveform is output with bit 3 (TMB13) of timer mode register B1 cleared to 0, the write to timer write register B to change the duty is effective from the next frame, whereas if the waveform is output with the TMB13 bit set to 1 (reload setting), the next frame is output immediately after the timer write register write.

#### • Module standby:

With timer B, the supply of the system clock to the timer/counter can be halted by setting bit 0 of module standby register 1 (MSR1: \$00D) to 1. In the module standby state, the mode register value is retained but the counter value is not guaranteed.




Figure 38 Timer Output Waveforms

## **Timer B Registers**

Timer B operation setting and timer B value reading/writing is controlled by the following registers.

Timer mode register B1 (TMB1: \$010)

Timer mode register B2 (TMB2: \$011)

Timer write register B (TWBL: \$012, TWBU: \$013)

Timer read register B (TRBL: \$012, TRBU: \$013)

Port mode register 2 (PMR2: \$00A)

Module standby register 1 (MSR1: \$00D)

• Timer mode register B1 (TMB1: \$010):

Timer mode register B1 (TMB1) is a 4-bit write-only register, used to select free-running/reload timer operation and the input clock as shown in figure 39.

Timer mode register B1 (TMB1) is reset to \$0 by an MCU reset:

A modification of timer mode register B1 (TMB1) becomes effective after execution of two instructions following the timer mode register B1 (TMB1) write instruction. The program must provide for timer B initialization by writing to timer write register B (TWBL, TWBU) to be executed after the post-modification mode has become effective.




Figure 39 Timer Mode Register B1 (TMB1)

• Timer mode register B2 (TMB2: \$011):

Timer mode register B2 (TMB2) is a 3-bit write-only register, used to select the timer B output mode and EVNB pin detected edge as shown in figure 40.

Timer mode register B2 (TMB2) is reset to \$0 by an MCU reset.




Figure 40 Timer Mode Register B2 (TMB2)

• Timer write register B (TWBL: \$012, TWBU:\$013):

Timer write register B (TWBL, TWBU) is a write-only register composed of a lower digit (TWBL) and an upper digit (TWBU) (figures 41 and 42).

The lower digit (TWBL) of timer write register B is reset to \$0 by an MCU reset, while the upper digit (TWBU) is undetermined.

Timer B can be initialized by writing to timer write register B (TWBL, TWBU). To write the data, first write the lower digit (TWBL). The lower digit write does not change the timer B value. Next, write the upper digit (TWBU). Timer B is then initialized to the timer write register B (TWBL, TWBU) value. When writing to timer write register B (TWBL, TWBU) from the second time onward, if it is not necessary to change the lower digit (TWBL) reload value, timer B initialization is completed by the upper digit write alone.

| Bit                    | 3     | 2     | 1     | 0     |
|------------------------|-------|-------|-------|-------|
| Read/Write             | W     | W     | W     | W     |
| Initial value on reset | 0     | 0     | 0     | 0     |
| Bit name               | TWBL3 | TWBL2 | TWBL1 | TWBL0 |

Figure 41 Timer Write Register B (Lower) (TWBL)

| mer write register B ( | upper) (TWB  | U: \$013)    |              |              |
|------------------------|--------------|--------------|--------------|--------------|
| Bit                    | 3            | 2            | 1            | 0            |
| Read/Write             | W            | W            | W            | W            |
| Initial value on reset | Undetermined | Undetermined | Undetermined | Undetermined |
| Bit name               | TWBU3        | TWBU2        | TWBU1        | TWBU0        |

Figure 42 Timer Write Register B (Upper) (TWBU)

• Timer read register B (TRBL: \$012, TRBU: \$013):

Timer read register B (TRBL, TRBU) is a read-only register composed of a lower digit (TRBL) and an upper digit (TRBU) from which the value of the upper digit of timer B is read directly (figures 43 and 44).

First, read the upper digit (TRBU) of timer read register B. The current value of the timer B upper digit is read and, at the same time, the value of the timer B lower digit is latched in the lower digit (TRBL) of timer read register B. The timer B value is obtained when the upper digit (TRBU) of timer read register B is read by reading the lower digit (TRBL) of timer read register B.

| mer read register B (Id |              |              |              |              |
|-------------------------|--------------|--------------|--------------|--------------|
| Bit                     | 3            | 2            | 1            | 0            |
| Read/Write              | R            | R            | R            | R            |
| Initial value on reset  | Undetermined | Undetermined | Undetermined | Undetermined |
| Bit name                | TRBL3        | TRBL2        | TRBL1        | TRBL0        |

Figure 43 Timer Read Register B (Lower) (TRBL)

Timer read register B (upper) (TRBU: \$013) Bit 3 2 1 0 Read/Write R R Initial value on reset Undetermined Undetermined Undetermined Undetermined Bit name TRBU3 TRBU2 TRBU1 TRBU0

Figure 44 Timer Read Register B (Upper) (TRBU)

• Port mode register 2 (PMR2: \$00A):

Port mode register 2 (PMR2) is a write-only register used to set the function of the  $R1_0$ /EVNB and  $R1_0$ /TOB pins as shown in figure 45.

Port mode register 2 (PMR2) is reset to \$0 by an MCU reset.




Figure 45 Port Mode Register 2 (PMR2: \$00A)

• Module standby register 1 (MSR1: \$00D):

Module standby register 1 (MSR1) is a write-only register used to designate supply or stopping of the clock to timer B as shown in figure 46.

Module standby register 1 (MSR1) is reset to \$0 by an MCU reset.




Figure 46 Module Standby Register 1 (MSR1)

#### Timer C

**Timer C Functions:Timer :** C has the following functions.

- Free-running/reload timer
- Watchdog timer
- Timer output operation (toggle output, PWM output)

The block diagram of timer C is shown in figure 47.






Figure 47 Timer C Block Diagram

# **Timer C Operation**

## • Free-running/reload timer:

Free-running/reload timer operation, the input clock source, and the prescaler division ratio are selected by means of timer mode register C1 (TMC1).

Timer C is initialized to the value written to timer write register C (TWCL, TWCU) by software, and counts up by 1 each time the input clock is input. When the input clock is input after the timer C value reaches \$FF, overflow output is generated. Timer C is then set to the value in timer write register C (TWCL, TWCU) if the reload timer function is selected, or to \$00 if the free-running timer function is selected, and starts counting up again.

Overflow output sets the timer C interrupt request flag (IFTC). This flag is reset by the program or by an MCU reset.

For details, see figure 3, Interrupt Control Bit and Register Flag Area Configuration, and table 1, Initial Values after MCU Reset.

# • 16-bit timer operation:

When timer B overflow flag is selected as the clock source, timer C can be used as a 16-bit timer that counts the timer B clock source pulses. In this case, since the timer B and timer C free-running/reload settings are independent, the settings should be made to suit the purpose.

## • Watchdog timer operation:

By using the timer C overflow output, timer C can be used as a watchdog timer for detecting program runaway. The watchdog timer is enabled when the watchdog on flag (WDON) is set to 1, and generates an MCU reset when timer C overflows. Usually, timer C initialization is performed by the program before the timer C value reaches \$FF, so controlling program runaway.

#### • Timer output operation:

With timer C, the  $R2_0/TOC$  pin is designated as the TOC pin by setting bit 0 of port mode register 3 (PMR3) to 1, and toggle waveform output or PWM waveform output can be selected by timer mode register C2 (TMC2).

- Toggle output

The operation is similar to that for timer B toggle output.

— PWM output

The operation is similar to that for timer B PWM output.

• Module standby:

The operation is similar to that for timer B module standby.

# **Timer C Registers**

Timer C operation setting and timer C value reading/writing is controlled by the following registers.

Timer mode register C1 (TMC1: \$014)

Timer mode register C2 (TMC2: \$015)

Timer write register C (TWCL: \$016, TWCU: \$017)

Timer read register C (TRCL: \$016, TRCU: \$017)

Port mode register 3 (PMR3: \$00B)

Module standby register 1 (MSR1: \$00D)

• Timer mode register C1 (TMC1: \$014):

Timer mode register C1 (TMC1) is a 4-bit write-only register, used to select free-running/reload timer operation, the input clock, and the prescaler division ratio as shown in figure 48.

Timer mode register C1 (TMC1) is reset to \$0 by an MCU reset.

A modification of timer mode register C1 (TMC1) becomes effective after execution of two instructions following the timer mode register C1 (TMC1) write instruction. The program must provide for timer C initialization by writing to timer write register C (TWCL, TWCU) to be executed after the post-modification mode has become effective.




Figure 48 Timer Mode Register C1 (TMC1)

• Timer mode register C2 (TMC2: \$015):

Timer mode register C2 (TMC2) is a 1-bit write-only register, used to select the timer C output mode as shown in figure 49.

Timer mode register C2 (TMC2) is reset to \$0 by an MCU reset.




Figure 49 Timer Mode Register C2 (TMC2)

• Timer write register C (TWCL: \$016, TWCU: \$017):

Timer write register C (TWCL, TWCU) is a write-only register composed of a lower digit (TWCL) and an upper digit (TWCU) (figures 50 and 51).

Timer write register C (TWCL, TWCU) operation is similar to that for timer write register B (TWBL, TWBU).

| er write register C (lowe | · · · · · · · · · · · · · · · | <del></del> |       |       |
|---------------------------|-------------------------------|-------------|-------|-------|
| Bit                       | 3                             | 2           | 1     | 0     |
| Read/Write                | W                             | W           | W     | W     |
| Initial value on reset    | 0                             | 0           | 0     | 0     |
| Bit name                  | TWCL3                         | TWCL2       | TWCL1 | TWCLC |

Figure 50 Timer Write Register C (Lower) (TWCL)

Timer write register C (upper) (TWCU: \$017) Bit 3 2 1 Read/Write W W W W Initial value on reset Undetermined Undetermined Undetermined Bit name TWCU3 TWCU2 TWCU1 **TWCU0** 

Figure 51 Timer Write Register C (Upper) (TWCU)

• Timer read register C (TRCL: \$016, TRCU: \$017):

Timer read register C (TRCL, TRCU) is a read-only register composed of a lower digit (TRCL) and an upper digit (TRCU) from which the value of the upper digit of timer C is read directly (figures 52 and 53).

Timer read register C (TRCL, TRCU) operation is similar to that for timer read register B (TRBL, TRBU).

| Bit                    | 3            | 2              | 1            | 0            |
|------------------------|--------------|----------------|--------------|--------------|
| Read/Write             | R            | R              | R            | R            |
| Initial value on reset | Undetermined | Undetermined I | Undetermined | Undetermined |
| Bit name               | TRCL3        | TRCL2          | TRCL1        | TRCL0        |

Figure 52 Timer Read Register C (Lower) (TRCL)

| Bit                    | 3            | 2            | 1            | 0            |
|------------------------|--------------|--------------|--------------|--------------|
| Read/Write             | R            | R            | R            | R            |
| Initial value on reset | Undetermined | Undetermined | Undetermined | Undetermined |
| Bit name               | TRCU3        | TRCU2        | TRCU1        | TRCU0        |

Figure 53 Timer Read Register C (Upper) (TRCU)

• Port mode register 3 (PMR3: \$00B):

Port mode register 3 (PMR3) is a write-only register used to set the function of the  $R2_0/TOC$  pin as shown in figure 54.

Port mode register 3 (PMR3) is reset to \$0 by an MCU reset.




Figure 54 Port Mode Register 3 (PMR3)

• Module standby register 1 (MSR1: \$00D):

Module standby register 1 (MSR1) is a write-only register used to designate supply or stopping of the clock to timer C as shown in figure 46.

Module standby register 1 (MSR1) is reset to \$0 by an MCU reset.

# Timer D (HD404889/HD404899/HD404878 Series)

# Timer D functions: Timer D has the following functions.

- Free-running/reload timer
- External event counter
- Input capture timer

Block diagrams of timer D in different operating modes are shown in figures 55-1 and 55-2.




Figure 55-1 Timer D Block Diagram (Reload Timer and Event Counter Modes)




Figure 55-2 Timer D Block Diagram (Input Capture Timer Mode)

## **Timer D Operation**

## • Free-running/reload timer:

Free-running/reload timer operation, the input clock source, and the prescaler division ratio are selected by means of timer mode register D1 (TMD1).

Timer D is initialized to the value written to timer write register D (TWDL, TWDU) by software, and counts up by 1 each time the input clock is input. When the input clock is input after the timer D value reaches \$FF, overflow output is generated. Timer D is then set to the value in timer write register D (TWDL, TWDU) if the reload timer function is selected, or to \$00 if the free-running timer function is selected, and starts counting up again.

Overflow output sets the timer D interrupt request flag (IFTD). This flag is reset by the program or by an MCU reset. For details, see figure 3, Interrupt Control Bit and Register Flag Area Configuration, and table 1, Initial Values after MCU Reset.

#### • External event counter operation:

When external event input is designated for the input clock, timer D operates as an external event counter. When external event input is used, the R1<sub>1</sub>/EVND pin is designated as the EVND pin by port mode register 2 (PMR2).

The external event detected edge for timer D can be designated as a falling edge, rising edge, or both falling and rising edges in the input signal by means of timer mode register D2 (TMD2). If both falling and rising edges are selected, the input signal falling and rising edge interval should be at least 2tcyc.

Timer D counts up by 1 each time the edge selected by timer mode register D2 (TMD2) is detected. Other operations are the same as for the free-running/reload timer function.

# • Input capture timer operation:

The input capture timer function is used to measure the time between trigger input edges input at the EVND pin.

The trigger input edge can be designated as a falling edge, rising edge, or both falling and rising edges by means of timer mode register D2 (TMD2).

When a trigger input edge is detected at the EVND pin, the current timer D value is stored in timer read register D (TRDL, TRDU), and the timer D interrupt request flag (IFTD) and input capture status flag (ICSF) are set. At the same time, timer D is reset to \$00 and continues counting up.

If the next trigger input edge is input while the input capture status flag (ICSF) is set, or if timer D overflows, the input capture error flag (ICEF) is set.

The input capture status flag (ICSF) and input capture error flag (ICEF) are reset to 0 by an MCU reset or by writing 0 to them.

When timer D is set to operate as an input capture timer, it is reset to \$00.

# Timer D Registers: Timer D operation setting and timer D value reading/writing is controlled by the following registers.

Timer mode register D1 (TMD1: \$018)

Timer mode register D2 (TMD2: \$019)

Timer write register D (TWDL: \$01A, TWDU: \$01B)

Timer read register D (TRDL: \$01A, TRDU: \$01B)

Port mode register 2 (PMR2: \$00A)

Module standby register 1 (MSR1: \$00D)

• Timer mode register D1 (TMD1: \$018):

Timer mode register D1 (TMD1) is a 4-bit write-only register, used to select free-running/reload timer operation, the input clock, and the prescaler division ratio as shown in figure 56.

Timer mode register D1 (TMD1) is reset to \$0 by an MCU reset.

A modification of timer mode register D1 (TMD1) becomes effective after execution of two instructions following the timer mode register D1 (TMD1) write instruction. The program must provide for timer D initialization by writing to timer write register D (TWDL, TWDU) to be executed after the post-modification mode has become effective.

When timer D is set to operate as an input capture timer, an internal clock should be set as the input clock.




Figure 56 Timer Mode Register D1 (TMD1)

• Timer mode register D2 (TMD2: \$019):

Timer mode register D2 (TMD2) is a 3-bit write-only register, used to select the EVND pin detected edge and input capture operation as shown in figure 57.

Timer mode register D2 (TMD2) is reset to \$0 by an MCU reset.




Figure 57 Timer Mode Register D2 (TMD2)

• Timer write register D (TWDL: \$01A, TWDU: \$01B):

Timer write register D (TWDL, TWDU) is a write-only register composed of a lower digit (TWDL) and an upper digit (TWDU) (figures 58 and 59).

Timer write register D (TWDL, TWDU) operation is similar to that for timer write register B (TWBL, TWBU).

| Timer write register D (lo | ower) (TWDL | фОТА) |       |       |
|----------------------------|-------------|-------|-------|-------|
|                            |             |       |       |       |
| Bit                        | 3           | 2     | 1     | 0     |
| Read/Write                 | W           | W     | W     | W     |
| Initial value on reset     | 0           | 0     | 0     | 0     |
| Bit name                   | TWDL3       | TWDL2 | TWDL1 | TWDLC |

Figure 58 Timer Write Register D (Lower) (TWDL)

Timer write register D (upper) (TWDU: \$01B) Bit 3 2 0 Read/Write W W W W Initial value on reset Undetermined Undetermined Undetermined Bit name TWDU3 TWDU2 TWDU1 **TWDU0** 

Figure 59 Timer Write Register D (Upper) (TWDU)

• Timer read register D (TRDL: \$01A, TRDU: \$01B):

Timer read register D (TRDL, TRDU) is a read-only register composed of a lower digit (TRDL) and an upper digit (TRDU) (figures 60 and 61).

Timer read register D (TRDL, TRDU) operation is similar to that for timer read register B (TRBL, TRBU).

In the input capture timer operating mode, when the timer D value is read after trigger input, it does not matter whether the lower or upper digit is read first.

| Bit                    | 3            | 2            | <u> </u>     | 0            |
|------------------------|--------------|--------------|--------------|--------------|
| Read/Write             | R            | R            | R            | R            |
| Initial value on reset | Undetermined | Undetermined | Undetermined | Undetermined |
| Bit name               | TRDL3        | TRDL2        | TRDL1        | _TRDL0       |

Figure 60 Timer Read Register D (Lower) (TRDL)

| Bit                    | 3            | 2            | 1            | 0            |
|------------------------|--------------|--------------|--------------|--------------|
| Read/Write             | R            | R            | R            | R            |
| Initial value on reset | Undetermined | Undetermined | Undetermined | Undetermined |
| Bit name               | TRDU3        | TRDU2        | TRDU1        | TRDU0        |

Figure 61 Timer Read Register D (Upper) (TRDU)

• Port mode register 2 (PMR2: \$00A):

Port mode register 2 (PMR2) is a write-only register used to set the R1<sub>1</sub>/EVND pin function as shown in figure 45.

Port mode register 2 (PMR2) is reset to \$0 by an MCU reset.

Module standby register 1 (MSR1: \$00D):

Module standby register 1 (MSR1) is a write-only register used to designate supply or stopping of the clock to timer D as shown in figure 46.

Module standby register 1 (MSR1) is reset to \$0 by an MCU reset.



# **Serial Interface**

The serial interface serially transfers and receives 8-bit data, and includes the following features.

- Multiple transmit clock sources
  - External clock
  - Internal prescaler output clock
  - System clock
- Output level control in idle states

Five registers, an octal counter, and a multiplexer are also configured for the serial interface as follows.

TO OLICA

- Serial data register (SRL: \$026, SRU: \$027)
- Serial mode register 1 (SMR1: \$024)
- Serial mode register 2 (SMR2: \$025)
- Port mode register 3 (PMR3: \$00B)
- Octal counter (OC)
- Selector

The block diagram of the serial interface is shown in figure 62.




Figure 62 Serial Interface Block Diagram

# **Serial Interface Operation**

### Selecting and changing serial interface operating mode:

The operating modes that can be selected for the serial interface are shown in table 26. The combination of port mode register 3 (PMR3) values should be selected from this table. When the serial interface operating mode is changed, the serial interface internal state must be initialized by writing to serial mode register 1 (SMR1).

Note: The serial interface is initialized by writing to serial mode register 1 (SMR1: \$024). See serial mode register 1 for details.

**Table 26** Serial Interface Operating Modes

|      | PMR3 | 3    | Serial interface operating mode |
|------|------|------|---------------------------------|
| Bit3 | Bit2 | Bit1 |                                 |
| 0    | *    | 1    | Clock continuous output mode    |
| 1    | 0    | 1    | Receive mode                    |
| 1    | 1    | 1    | Transmit mode                   |

<sup>\*:</sup> Don't care

# Serial interface pin setting:

The R2<sub>1</sub>/SCK pin and R2<sub>2</sub>/SI/SO pin are set by writing data to port mode register 3 (PMR3). See serial interface registers for details.

#### Serial clock source setting:

The serial clock is set by writing data to serial mode register 1 (SMR1). See serial interface registers for details.

## Serial data setting:

Transmit serial data is set by writing data to the serial data register (SRL, SRU).

Receive serial data is obtained by reading the serial data register (SRL, SRU). Serial data is shifted by means of the serial clock to perform input/output from/to an external device.

The output level of the SO pin is undetermined until the first data is output after a reset by the MCU, or until high/low control is performed in the idle state.

#### Transfer control:

Serial interface operation is started by an STS instruction. The octal counter is reset to 000 by the STS instruction, and is incremented by 1 on each rise of the serial clock. When 8 serial clock pulses have been input, or if data transmission/reception is suspended midway, the octal counter is reset to 000, the serial interrupt request flag (IFS) is set, and transfer is terminated.

The serial clock is selected by means of serial mode register 1 (SMR1). See figure 66.

# **Serial interface operating states:**

The serial interface has the operating states shown in figure 63 in external clock mode and internal clock mode

STS instruction wait state

Serial clock wait state

Transfer state

Clock continuous output state (internal clock mode only)

#### STS instruction wait state

Upon MCU reset ((00) and (10) in figure 63), the serial interface enters the STS instruction wait state. In the STS instruction wait state, the internal state of the serial interface is initialized. Even if the serial clock is input at this time, the serial interface will not operate. When the STS instruction is executed ((01), (11)), the serial interface enters the serial clock wait state.

#### Serial clock wait state

The serial clock wait state is the interval from STS instruction execution until the first serial clock falling edge. When the serial clock is input in the serial clock wait state ((02), (12)), the octal counter begins counting, the contents of the serial data register (SRL) begin shifting, and the serial interface enters the transfer state. However, if clock continuous output mode is selected in internal clock mode, the serial interface enters the clock continuous output state ((17)) instead of the transfer state.

If a write to serial mode register 1 (SMR1) is performed in the serial clock wait state, the serial interface enters the STS instruction wait state ((04), (14)).

#### Transfer state

The transfer state is the interval from the first serial clock falling edge until the eighth serial clock rising edge. In the transfer state, if an STS instruction is executed or if eight serial clocks have been input, the octal counter is cleared to 000, and the serial interface makes a state transition. If an STS instruction is executed ((05), (15)), the serial interface enters the serial clock wait state. After eight serial clocks have been input, the serial interface enters the serial clock wait state ((03)) when in external clock mode, and enters the STS instruction wait state ((13)) when in internal clock mode.

In internal clock mode, the serial clock stops after output of eight clocks.

If a write to serial mode register 1 (SMR1) is performed in the transfer state ((06), (16)), the serial interface is initialized and enters the STS instruction wait state.

When the serial interface switches from the transfer state to another state, the octal counter is reset to 000 and the serial interrupt request flag (IFS) is set.

# • Clock continuous output state (internal clock mode only)

In the clock continuous output state, no receive or transmit operation is performed, and the serial clock is only output from the  $\overline{SCK}$  pin. It is therefore effective in internal clock mode.

If the serial clock is input ((17)) when bit 3 (PMR33) of port mode register 3 (PMR3) is cleared to 0 and the serial interface is in the serial clock wait state, a transition is made to the clock continuous output state.

If a write to serial mode register 1 (SMR1) is performed in the clock continuous output state ((18)), the serial interface enters the STS instruction wait state.




Figure 63 Serial Interface Operating States

# Idle high/low control:

When the serial interface is in the STS instruction wait state or the serial clock wait state (i.e. when idle), the output level of the SO pin can be set arbitrarily by software. Idle high/low control is performed by writing the output level to bit 1 (SMR21) of serial mode register 2 (SMR2).

An example of idle high/low control is shown in figure 64. Idle high/low control cannot be performed in the transfer state.






Figure 64 Examples of Serial Interface Operation Sequence

#### Serial clock error detection (external clock mode):

• Serial interrupt request flag (IFS:\$023, 2) setting

The serial interface will operate incorrectly in the transfer state if external noise results in unnecessary pulses being added to the serial clock. Serial clock error detection in such cases is carried out as shown in figure 65.

If more than eight serial clock pulses are input due to external noise while in the transfer state, at the eighth clock pulse (including any external noise pulses), the octal counter is cleared to 000 and the serial interrupt request flag (IFS) is set. At the same time, the serial interface exits the transfer state and enters the serial clock wait state, but returns to the transfer state at the next regular clock pulse falling edge.

Meanwhile, in the interrupt handling routine, transfer end processing is performed, the serial interrupt request flag is reset, and a dummy write is performed into serial mode register 1 (SMR1). The serial interface then returns to the STS wait state, and the serial interrupt request flag (IFS) is set again. It is therefore possible to detect a serial clock error by testing the serial interrupt request flag after the dummy write to serial mode register 1.

#### **Usage notes:**

- Initialization after register modification

  If a port mode register 3 (PMR3) write is performed in the serial clock wait state or transfer state, a serial mode register 1 (SMR1) write should be performed again to initialize the serial interface.
- If a serial mode register 1 (SMR1) write or STS instruction is executed during the first low-level interval of the serial clock in the transfer state, the serial interrupt request flag (IFS) will not be set. To ensure that the serial interrupt request flag (IFS) is properly set in this case, programming is required to make sure that the SCK pin is in the 1 state (by executing an input instruction for the R2 port) before executing a serial mode register 1 (SMR1) write or an STS instruction.




Figure 65 Example of Serial Clock Error Detection

# **Serial Interface Registers**

Serial interface operation setting and serial data reading/writing is controlled by the following registers.

Serial mode register 1 (SMR1: \$024)

Serial mode register 2 (SMR2: \$025)

Serial data register (SRL: \$026, SRU: \$027)

Port mode register 3 (PMR3: \$00B)

Module standby register 2 (MSR2: \$00E)

### Serial mode register 1 (SMR1: \$024):

Serial mode register 1 (SMR1) has the following functions. See figure 66.

- Serial clock selection
- Prescaler division ratio selection
- Serial interface initialization

The serial mode register 1 (SMR1) is a 4-bit write-only register, and is reset to \$0 by an MCU reset.

A write to serial mode register 1 (SMR1) halts the supply of the serial clock to the serial data register (SRL, SRU) and the octal counter, and resets the octal counter to 000. Therefore, if serial mode register 1 (SMR1) is written to during serial interface operation, data transmission/reception will be suspended and the serial interrupt request flag (IFS) will be set.

A modification of serial mode register 1 (SMR1) becomes effective after execution of two instructions following the serial mode register 1 (SMR1) write instruction. The program must therefore provide for the STS instruction to be executed two cycles after the instruction that writes to serial mode register 1 (SMR1).




Figure 66 Serial Mode Register 1 (SMR1)

#### Serial mode register 2 (SMR2: \$025):

Serial mode register 2 (SMR2) has the following functions. See figure 67.

- R2<sub>2</sub>/SI/SO pin PMOS control
- Idle high/low control

Serial mode register 2 (SMR2) is a 2-bit write-only register. The register value cannot be modified in the transfer state.

Bit 2 (SMR22) of serial mode register 2 (SMR2) controls the on/off status of the R2<sub>2</sub>/SI/SO pin PMOS. The bit 2 (SMR22) only is reset to 0 by an MCU reset.

Bit 1 (SMR21) of serial mode register 2 (SMR2) performs SO pin high/low control in the idle state. The SO pin changes at the same time as the high/low write.




Figure 67 Serial Mode Register 2 (SMR2)

# Serial data register (SRL: \$026, SRU: \$027):

The serial data register (SRL, SRU) has the following functions. See figures 68 and 69.

- Transmit data write and shift operations
- Receive data shift and read operations

The data written to the serial data register (SRL, SRU) is output LSB-first from the SO pin in synchronization with the falling edge of the serial clock.

External data input LSB-first from the SI pin is latched in synchronization with the rising edge of the serial clock. Figure 70 shows the serial clock and data input/output timing chart.

Writing and reading of the serial data register (SRL, SRU) must be performed only after data transmission/reception is completed. The data contents are not guaranteed if a read or write is performed during data transmission or reception.




Figure 68 Serial Data Register (SRL)




Figure 69 Serial Data Register (SRU)




Figure 70 Serial Interface Input/Output Timing Chart

# Port mode register 3 (PMR3: \$00B):

Port mode register 3 (PMR3) has the following functions. See figure 71.

- R2,/SCK pin selection
- R2<sub>2</sub>/SI/SO pin selection

Port mode register 3 (PMR3) is a 4-bit write-only register used to select serial interface pin settings as shown in figure 71. It is reset to \$0 by an MCU reset.




Figure 71 Port Mode Register 3 (PMR3)

# Module standby register 2 (MSR2: \$00E):

Module standby register 2 (MSR2) is a write-only register used to designate supply or stopping of the clock to the serial interface as shown in figure 72.

Module standby register 2 (MSR2) is reset to \$0 by an MCU reset.




Figure 72 Module Standby Register 2 (MSR2)

#### A/D Converter

#### HD404889 Series

The MCU has a built-in successive approximation type A/D converter using a resistance ladder method, capable of digital conversion of six analog inputs with an 8-bit resolution. The A/D converter block diagram is shown in figure 73.

The A/D converter comprises the following four registers.

- A/D mode register (AMR: \$028)
- A/D start flag (ADSF: \$020,2)
- A/D data register (ADRL: \$02A, ADRU: \$02B)
- Module standby register 2 (MSR2: \$00E)

Note: Address \$029 is a reserved register, and should not be read or written to.




Figure 73 A/D Converter Block Diagram

# A/D mode register (AMR: \$028):

The A/D mode register is a 4-bit write-only register that shows the A/D converter speed setting and information on the analog input pin specification. The A/D conversion time is selected by bit 0, and the channel by bits 1, 2, and 3 (figure 74).

# A/D start flag (ADSF: \$020,2):

A/D conversion is started by writing 1 to the A/D start flag. When conversion ends, the converted data is placed in the A/D data register and the A/D start flag is cleared at the same time. (figure 75).




Figure 74 A/D Mode Register (AMR)




Figure 75 A/D Start Flag (ADSF)

# A/D data register (ADRL: \$02A, ADRU: \$02B):

The A/D data register is a read-only register consisting of a lower and upper 4 bits. This register is not cleared by a reset. Also, data read during A/D conversion is not guaranteed. At the end of A/D conversion, the resulting 8-bit data is stored in this register, and is held until the next conversion operation starts (figures 76, 77, and 78).




Figure 76 A/D Data Register




Figure 77 A/D Data Register-Lower (ADRL)




Figure 78 A/D Data Register-Upper (ADRU)

# Module standby register 2 (MSR2: \$00E):

Writing 1 to bit 1 of module standby register 2 stops the supply of the system clock to the A/D module and cuts the current ( $I_{AD}$ ) flowing in the ladder resistor.

#### **Usage notes:**

- Use the SEM or SEMD instruction to write to the A/D start flag (ADSF)
- Do not write to the ADSF during A/D conversion.
- Data in the A/D data register is undetermined during A/D conversion.
- As the A/D converter operates on a clock from OSC, it stops in stop mode, watch mode, and subactive mode. The current flowing in the A/D converter ladder resistor is also cut in these low-power modes to reduce power consumption.
- When an analog input pin is selected by the A/D mode register, the pull-up MOS for that pin is disabled.

#### A/D Converter

#### HD404899/HD404868 Series

The MCU has a built-in successive approximation type A/D converter using a resistance ladder method, capable of digital conversion of six analog inputs (four analog inputs in the HD404868 Series) with a 10-bit resolution. The A/D converter block diagram is shown in figures 79-1 and 79-2.

The A/D converter comprises the following four registers.

- A/D mode register (AMR: \$028)
- A/D start flag (ADSF: \$020.2)
- A/D data register (ADRL: \$029, ADRM: \$02A, ADRU: \$02B)
- Module standby register 2 (MSR2: \$00E)




Figure 79-1 A/D Converter Block Diagram (HD404899 Series)




Figure 79-2 A/D Converter Block Diagram (HD404868 Series)

# A/D mode register (AMR: \$028):

The A/D mode register is a 4-bit write-only register that shows the A/D converter speed setting and information on the analog input pin specification. The A/D conversion time is selected by bit 0, and the channel by bits 1, 2, and 3 (figure 80).

# A/D start flag (ADSF: \$020,2):

A/D conversion is started by writing 1 to the A/D start flag. When conversion ends, the converted data is placed in the A/D data register and the A/D start flag is cleared at the same time. (figure 81).




Figure 80 A/D Mode Register (AMR)




Figure 81 A/D Start Flag (ADSF)

# A/D data register (ADRL: \$029, ADRM: \$02A, ADRU: \$02B):

The A/D data register is a read-only register consisting of a middle and upper 4 bits. This register is not cleared by a reset. Also, data read during A/D conversion is not guaranteed. At the end of A/D conversion, the resulting 10-bit data is stored in this register, and is held until the next conversion operation starts (figures 82, 83, 84, and 85).




Figure 82 A/D Data Register

| Bit                    | 3     | 2     | 1        | 0        |
|------------------------|-------|-------|----------|----------|
| Read/Write             | R     | R     | _        | _        |
| Initial value on reset | 1     | 1     | _        | _        |
| Bit name               | ADRL3 | ADRL2 | Not used | Not used |

Figure 83 A/D Data Register-Lower (ADRL)




Figure 84 A/D Data Register-Middle (ADRM)




Figure 85 A/D Data Register-Upper (ADRU)

# Module standby register 2 (MSR2: \$00E):

Writing 1 to bit 1 of module standby register 2 stops the supply of the system clock to the A/D module and cuts the current ( $I_{AD}$ ) flowing in the ladder resistor.

#### **Usage notes:**

- Use the SEM or SEMD instruction to write to the A/D start flag (ADSF)
- Do not write to the ADSF during A/D conversion.
- Data in the A/D data register is undetermined during A/D conversion.
- As the A/D converter operates on a clock from OSC, it stops in stop mode, watch mode, and subactive mode. The current flowing in the A/D converter ladder resistor is also cut in these low-power modes to reduce power consumption.
- When an analog input pin is selected by the A/D mode register, the pull-up MOS for that pin is disabled.

#### LCD Circuit

The MCU incorporates a controller and driver that drive four common signal pins and 32 segment pins (24 segment pins in the HD404868 Series). The controller unit consists of a RAM unit that stores the display data, a display control register (LCR), and a duty/clock control register (LMR) (figures 86-1 and 86-2).

The LCD circuit allows four different duties and LCD clocks to be controlled by the program, and also incorporates dual-port RAM, enabling display data to be transferred to the segment signal pins automatically without program processing. If the 32 kHz oscillator clock is designated as the LCD clock source, LCD display is also possible in watch mode in which the system clock stops.






Figure 86-1 LCD Circuit Block Diagram (HD404889/HD404899/HD404878 Series)




Figure 86-2 LCD Circuit Block Diagram (HD404868 Series)

# LCD data area and segment data: \$050 to \$06F (HD404889/HD404899/HD404878 Series) \$050 to \$067 (HD404868 Series)

Figures 87-1 and 87-2 show the LCD RAM area configuration. Each bit of the storage area corresponds to one of four duties. When data is written to the area corresponding to a particular duty, it is automatically output to the segment as display data.

|       | bit3   | bit2   | bit1     | bit0      |       | bit3  | bit2   | bit1      | bit0  |
|-------|--------|--------|----------|-----------|-------|-------|--------|-----------|-------|
| \$050 | SEG1   | SEG1   | SEG1     | SEG1      | \$060 | SEG17 | SEG17  | SEG17     | SEG17 |
| \$051 | SEG2   | SEG2   | SEG2     | SEG2      | \$061 | SEG18 | SEG18  | SEG18     | SEG18 |
| \$052 | SEG3   | SEG3   | SEG3     | SEG3      | \$062 | SEG19 | SEG19  | SEG19     | SEG19 |
| \$053 | SEG4   | SEG4   | SEG4     | SEG4      | \$063 | SEG20 | SEG20  | SEG20     | SEG20 |
| \$054 | SEG5   | SEG5   | SEG5     | SEG5      | \$064 | SEG21 | SEG21  | SEG21     | SEG21 |
| \$055 | SEG6   | SEG6   | SEG6     | SEG6      | \$065 | SEG22 | SEG22  | SEG22     | SEG22 |
| \$056 | SEG7   | SEG7   | SEG7     | SEG7      | \$066 | SEG23 | SEG23  | SEG23     | SEG23 |
| \$057 | SEG8   | SEG8   | SEG8     | SEG8      | \$067 | SEG24 | SEG24  | SEG24     | SEG24 |
| \$058 | SEG9   | SEG9   | SEG9     | SEG9      | \$068 | SEG25 | SEG25  | SEG25     | SEG25 |
| \$059 | SEG10  | SEG10  | SEG10    | SEG10     | \$069 | SEG26 | SEG26  | SEG26     | SEG26 |
| \$05A | SEG11  | SEG11  | SEG11    | SEG11     | \$06A | SEG27 | SEG27  | SEG27     | SEG27 |
| \$05B | SEG12  | SEG12  | SEG12    | SEG12     | \$06B | SEG28 | SEG28  | SEG28     | SEG28 |
| \$05C | SEG13  | SEG13  | SEG13    | SEG13     | \$06C | SEG29 | SEG29  | SEG29     | SEG29 |
| \$05D | SEG14  | SEG14  | SEG14    | SEG14     | \$06D | SEG30 | SEG30  | SEG30     | SEG30 |
| \$05E | SEG15  | SEG15  | SEG15    | SEG15     | \$06E | SEG31 | SEG31  | SEG31     | SEG31 |
| \$05F | SEG16  | SEG16  | SEG16    | SEG16     | \$06F | SEG32 | SEG32  | SEG32     | SEG32 |
|       | COM4   | СОМЗ   | COM2     | COM1      |       | COM4  | COM3   | COM2      | COM1  |
|       | 001111 | 221110 | J J 1112 | J J 14111 |       |       | 221110 | J J 11112 |       |
|       |        |        |          |           |       |       |        |           |       |

Figure 87-1 LCD RAM Area Configuration (Using Dual-Port RAM) (HD404889/HD404899/HD404878 Series)

|       | bit3  | bit2  | bit1  | bit0  |       | bit3  | bit2  | bit1  | bit0             |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|------------------|
| \$050 | SEG1  | SEG1  | SEG1  | SEG1  | \$060 | SEG17 | SEG17 | SEG17 | SEG              |
|       |       | SEG2  |       |       | ·     | SEG18 | SEG18 |       | SEG1             |
| \$051 | SEG2  |       | SEG2  | SEG2  | \$061 |       |       | SEG18 |                  |
| \$052 | SEG3  | SEG3  | SEG3  | SEG3  | \$062 | SEG19 | SEG19 | SEG19 | SEG1             |
| \$053 | SEG4  | SEG4  | SEG4  | SEG4  | \$063 | SEG20 | SEG20 | SEG20 | SEG2             |
| \$054 | SEG5  | SEG5  | SEG5  | SEG5  | \$064 | SEG21 | SEG21 | SEG21 | SEG2             |
| \$055 | SEG6  | SEG6  | SEG6  | SEG6  | \$065 | SEG22 | SEG22 | SEG22 | SEG2             |
| \$056 | SEG7  | SEG7  | SEG7  | SEG7  | \$066 | SEG23 | SEG23 | SEG23 | SEG2             |
| \$057 | SEG8  | SEG8  | SEG8  | SEG8  | \$067 | SEG24 | SEG24 | SEG24 | SEG2             |
| \$058 | SEG9  | SEG9  | SEG9  | SEG9  |       | COM4  | COM3  | COM2  | COM <sup>2</sup> |
| \$059 | SEG10 | SEG10 | SEG10 | SEG10 |       |       |       |       |                  |
| \$05A | SEG11 | SEG11 | SEG11 | SEG11 |       |       |       |       |                  |
| \$05B | SEG12 | SEG12 | SEG12 | SEG12 |       |       |       |       |                  |
| \$05C | SEG13 | SEG13 | SEG13 | SEG13 |       |       |       |       |                  |
| \$05D | SEG14 | SEG14 | SEG14 | SEG14 |       |       |       |       |                  |
| \$05E | SEG15 | SEG15 | SEG15 | SEG15 |       |       |       |       |                  |
| \$05F | SEG16 | SEG16 | SEG16 | SEG16 |       |       |       |       |                  |
|       | COM4  | COM3  | COM2  | COM1  |       |       |       |       |                  |

Figure 87-2 LCD RAM Area Configuration (Using Dual-Port RAM) (HD404868 Series)

# LCD control register (LCR: \$02C):

The LCD control register is a 4-bit write-only register that controls LCD blanking, the on/off state of the LCD power switch, display in watch mode and subactive mode, and disconnection of the LCD power supply dividing resistor, as shown in figure 88.

Individual bit in this register can be set and reset by bit manipulation instructions.

Display on/off control

Off: Segment signals are in the off state, regardless of LCD RAM data.

On: LCD RAM data is output as segment signals.

• Built-in power switch on/off control

Off: The built-in LCD power switch is off.

On: The built-in LCD power switch is on. If V0 and V1 are shorted externally, V1 goes to the V<sub>cc</sub> level.

• LCD display in watch mode and subactive mode

Off: In watch mode and subactive mode, all common and segment pins are fixed at GND potential. The built-in LCD power switch is off.


Odica

On: In watch mode and subactive mode, LCD RAM data is output as segment signals.

• LCD power supply dividing resistor switch on/off control

Off: The built-in LCD power supply dividing resistor is disconnected.

On: The built-in LCD power supply dividing resistor is connected.






Figure 88 LCD Control Register (LCR)

# LCD duty/clock control register (LMR: \$02D):

The LCD duty/clock control register is a 4-bit write-only register used to set four kinds of display duty ratio and LCD reference clock (figure 89). Table 27 shows the LCD frame frequencies for each duty setting.




Figure 89 LCD Duty/Clock Control Register (LMR)

Table 27 LCD Frame Frequencies for Each Duty Setting

| Frame | Darias | ı |
|-------|--------|---|

| Duty   | LMR3 | LMR2 |      | fosc=400         | )kHz              | fosc=800         | fosc=800kHz       |                  | fosc=2.0MHz       |                  | fosc=4.0MHz       |  |
|--------|------|------|------|------------------|-------------------|------------------|-------------------|------------------|-------------------|------------------|-------------------|--|
|        |      |      |      | Division<br>by 4 | Division<br>by 32 |  |
| Static | 0    | 0    | CL0  | 256Hz            |                   |                  |                   |                  |                   |                  |                   |  |
|        |      | 1    | CL1  | 128Hz            |                   |                  |                   |                  |                   |                  |                   |  |
|        | 1    | 0    | CL2  | 390.6Hz          | 48.8Hz            | 781.3Hz          | 97.7Hz            | 1953Hz           | 244.1Hz           | 3906Hz           | 488.3Hz           |  |
|        |      | 1    | CL3* | 48.8Hz           | 6.1Hz             | 97.7Hz           | 12.2Hz            | 244.1Hz          | 30.5Hz            | 488.3Hz          | 61.0Hz            |  |
|        |      |      |      | 64Hz             |                   |                  |                   |                  |                   |                  |                   |  |
| 1/2    | 0    | 0    | CL0  | 128Hz            |                   |                  |                   |                  |                   |                  |                   |  |
|        |      | 1    | CL1  | 64Hz             |                   |                  |                   |                  |                   |                  |                   |  |
|        | 1    | 0    | CL2  | 195.3Hz          | 24.4Hz            | 390.6Hz          | 48.8Hz            | 976.6Hz          | 122.1Hz           | 1953Hz           | 244.1Hz           |  |
|        |      | 1    | CL3* | 24.4Hz           | 3.1Hz             | 48.8Hz           | 6.1Hz             | 122.1Hz          | 15.3Hz            | 244.1Hz          | 30.5Hz            |  |
|        |      |      |      | 32Hz             |                   |                  |                   |                  |                   |                  |                   |  |
| 1/3    | 0    | 0    | CL0  | 85.3Hz           |                   |                  |                   |                  |                   |                  |                   |  |
|        |      | 1    | CL1  | 42.7Hz           |                   |                  |                   |                  |                   |                  |                   |  |
|        | 1    | 0    | CL2  | 130.1Hz          | 16.3Hz            | 260.2Hz          | 32.5Hz            | 650Hz            | 81.3Hz            | 1301Hz           | 162.6Hz           |  |
|        |      | 1    | CL3* | 16.3Hz           | 2.0Hz             | 32.5Hz           | 4.1Hz             | 81.3Hz           | 10.2Hz            | 162.6Hz          | 20.3Hz            |  |
|        |      |      |      | 21.3Hz           |                   |                  |                   |                  |                   |                  |                   |  |
| 1/4    | 0    | 0    | CL0  | 64Hz             |                   |                  |                   |                  |                   |                  |                   |  |
|        |      | 1    | CL1  | 32Hz             |                   |                  |                   | •                |                   |                  |                   |  |
|        | 1    | 0    | CL2  | 97.7HZ           | 12.2Hz            | 195.3Hz          | 24.4Hz            | 488.3Hz          | 61.0Hz            | 976.6Hz          | 122.1Hz           |  |
|        |      | 1    | CL3* | 12.2Hz           | 1.5Hz             | 24.4Hz           | 3.1Hz             | 61.0Hz           | 7.6Hz             | 122.1Hz          | 15.3Hz            |  |
|        |      |      |      | 16Hz             |                   |                  |                   |                  |                   |                  |                   |  |
|        | -    |      |      | -                |                   |                  |                   |                  |                   |                  |                   |  |

# Port mode register 4 (PMR4: \$00C):

Port mode register 4 (PMR4) is a 4-bit write-only register that enables the R3 to R6 port pins to be switched to SEG1 to SEG16 pin functions in 4-port units (figure 90).




Figure 90 Port Mode Register 4 (PMR4: \$00C)

# LCD drive voltage $(V_{LCD})$ :

Example of LCD drive power supply wiring are shown in figures 91-1 and 91-2. The LCD drive voltage  $(V_{LCD})$  should be within the following range.

$$2.2 \le V_{LCD} \le V_{CC}(V)$$

If the LCD drive voltage is applied from off-chip, connect the V0 pin to  $V_{\rm cc}$  and turn the LCD power switch (LCD control register) off. (HD404889/HD404878 Series)

When the power supply voltage is used as the LCD drive voltage, the V0 and V1 pins should be shorted. (HD404889/HD404878 Series)




Figure 91-1 Examples of LCD Wiring (HD404889/HD404899/HD404878 Series)




Figure 91-2 Examples of LCD Wiring (HD404868 Series)

#### Large LCD panel drive:

If the capacitance of the driven LCD is large, the value of the divided resistance should be reduced by dividing the resistance in parallel with the built-in divided resistor (see figures 92-1 and 92-2).

As an LCD has a matrix structure, the path of the charge/discharge current flowing to the load capacitance is complicated. Moreover, the current varies depending on the illumination state, so that it is not possible to determine the resistance values simply from the LCD load capacitance. The resistance values must therefore be determined experimentally in accordance with the power consumption requirement of the equipment, including the LCD. (Adding capacitors C with a value of 0.1 to  $0.3~\mu F$  is also effective).

A value of 1  $k\Omega$  to 10  $k\Omega$  is normally set for R.




Figure 92-1 Large LCD Panel Drive (Using Power Supply Voltage for  $V_{\text{LCD}}$ ) (HD404889/HD404899/HD404878 Series)




Figure 92-2 Large LCD Panel Drive (Using Power Supply Voltage for V<sub>LCD</sub>) (HD404868 Series)

# **Usage Notes**

When R3<sub>0</sub>/SEG1 to R6<sub>0</sub>/SEG16 pins are used as segment output pins, write their port data register (PDR) to "0".

# **Buzzer Output Circuit**

**Buzzer Output Circuit Functions:** The buzzer output circuit has the following functions.

- Timer overflow toggle output
- System clock divided clock pulse output

The block diagram of the buzzer output circuit is shown in figure 93.

## **Buzzer Output Circuit Operation**

• Timer overflow toggle output operation

The timer overflow toggle output operation setting is made by bits 1 and 2 of the buzzer mode register (BMR) and bit 2 of port mode register 2 (PMR2). By clearing bit 2 of the buzzer mode register (BMR) to 0, selecting timer B or timer C overflow by bit 1, and setting bit 2 of port mode register 2 (PMR2) to 1, a toggle waveform is output from the BUZZ pin with overflow as the trigger.

System clock divided clock pulse output

The system clock divided clock pulse output operation setting is made by bits 0 to 3 of the buzzer mode register (BMR) and bit 2 of port mode register 2 (PMR2). Bit 2 of the buzzer mode register (BMR) is set to 1, the system clock division ratio is selected by bits 0 and 1, and bit 2 of port mode register 2 (PMR2) is set to 1. Clock pulses are output by setting bit 3 of the buzzer mode register (BMR) to 1. If bit 3 of the buzzer mode register (BMR) is cleared to 0, the BUZZ pin goes low.

The clock pulse width is fixed without regard to the timing set by bit 3 of the buzzer mode register (BMR), and careful coordination with software is necessary with regard to the number of output pulses. After a clock pulse modification is made, clock pulses should not be output until 4tcyc after the modifying instruction.

Only a bit manipulation instruction can be used on bit 3 of the buzzer mode register (BMR).

# **Buzzer Output Circuit Registers**

Buzzer output circuit operation setting is performed by the following registers.

Buzzer mode register (BMR: \$02E)

Port mode register 2 (PMR2: \$00A)

#### **Buzzer mode register (BMR: \$02E):**

The buzzer mode register (BMR) is a 4-bit write-only register used to set toggle output by timer overflow and system clock divided clock pulse output as shown in figure 94.

Bit 3 of the buzzer mode register (BMR) can only accessed by a bit manipulation instruction.

The buzzer mode register (BMR) is reset to \$0 by an MCU reset.

# Port mode register 2 (PMR2: \$00A):

Port mode register 2 (PMR2) is a 4-bit write-only register used to switch the R1<sub>2</sub>/BUZZ pin function as shown in figure 30.

Port mode register 2 (PMR2) is reset to \$0 by an MCU reset.




Figure 93 Buzzer Output Circuit




Figure 94 Buzzer Mode Register (BMR)

# ZTAT<sup>™</sup> Microcomputer with Built-in Programmable ROM

# 1. Precautions for use of $\mathbf{ZTAT}^{\mathrm{TM}}$ microcomputer with built-in programmable ROM

# (1) Precautions for writing to programmable ROM built in $\mathbf{ZTAT}^{\text{TM}}$ microcomputer

In the ZTAT<sup>TM</sup> microcomputer with built-in plastic mold one-time programmable ROM, incomplete electrical connection between the PROM writer and socket adapter causes writing errors and, makes the computer unoperatable. To enhance the writing efficiency, attention should be paid to the following points:

- (a) Make sure that the socket adapter is firmly fixed to the PROM writer and connected electrically with each other (neither opened nor shorted), before starting the writing process.
- (b) To secure the electrical connection between the contact pin and IC lead, make sure that there is no foreign substance on the contact pin of the socket adapter, which may cause improper electrical connection.
- (c) When inserting the IC, be careful to protect the IC lead from bending in order to secure the electrical connection between the contact pin and IC lead. If the lead is bent, correct the bending and insert it again.
- (d) If any trouble is noticed during a blank check to be performed to prevent erroneous writing due to improper electrical connection, carry out the writing process again according to above steps (a), (b), and (c).
- (e) During the writing process, do not touch the socket adapter and IC to prevent erroneous writing.
- (f) To write continuously in the IC, follow steps (a), (b), (c), (d) and (e).
- (g) If a writing error recurs, or the rate of writing errors occur frequently, stop writing and check the PROM writer, socket adapter, etc. for defects.
- (h) If any problem is noticed in the written program or in the program after being left at a high temperature, consult our technical staff.

# (2) Precautions when new PROM writer, socket adapter or IC is used

When a new PROM writer, socket adapter or IC is employed, breakdown of the IC may occur or its writing may become impossible because the noise, overshoot, timing or other electrical characteristics may be inconsistent with the assured IC writing characteristics. To avoid such troubles, check the following points before starting the writing process.

- (a) To ensure stable writing operation, check that the  $V_{CC}$  of the power supplied to the PROM writer, power source current capacity of  $V_{PP}$ , and current consumption at the time of writing to IC are provided with sufficient margin.
- (b) To prevent breakdown of the IC, check that the power source voltage between GND- $V_{CC}$  and GND- $V_{PP}$ , and overshoot or undershoot of the power source at the connecting terminal of the socket adapter are within the ratings. Particularly, if the overshoot or undershoot exceeds the maximum rating, the p-n connection may be damaged, leading to permanent breakdown. If overshoot or undershoot occurs, recheck the power source damping resistance of capacity.
- (c) To prevent breakdown of the IC and for stable writing and reading operation, insert the IC into the socket adapter and check the power noise between the GND-V<sub>CC</sub> and GND-V<sub>PP</sub> near the IC connecting

terminal. If power source noise is noticed, insert an appropriate capacitor between the GND power sources depending on the noise generated. In case of high frequency noise, insert a capacitor of low inductance

- (d) For stable writing and reading operation, insert the IC into the socket adapter and check the input waveform, timing and noise near the R/W, CS, address and data terminals. Particularly, since recent ICs have increased in speed, caution should be exercised against the noise to the power source or address due to crosstalk from the output data terminal. To avoid these problems, inserting a low inductance capacitor between the GND and power source or inserting a damping resistance to the output data terminal is effective.
- (e) Particularly, when a multiple PROM writer is used, perform above items (a), (b), (c), and (d) assuming all ICs inserted into the socket adapter.
- (f) In the case of a multiple PROM writer, when an unacceptable result is noticed during a blank check performed to prevent erroneous writing due to improper electrical connection of the power source, etc., rewriting is impossible unless every writing process can be stopped. Therefore, the potential increases due to erroneous writing because of improper connection. Be sure to check the electrical connection between the PROM writer and socket adapter and IC.
- (g) If any abnormality is noticed while checking a written program, consult our technical staff.

## 2. Programming of Built-in programmable ROM

The MCU can stop its function as an MCU in PROM mode for programming the built-in PROM.

PROM mode is set by driving the  $\overline{\text{RESET}}$ ,  $\overline{\text{M}}_0$ , and  $\overline{\text{M}}_1$  pins low (or by driving the  $\overline{\text{RESET}}$  and  $\overline{\text{M}}_0$  pins low in the HD4074869), and driving the TEST pin to the  $V_{pp}$  level.

Writing and reading specifications of the PROM are the same as those for the commercial EPROM27256. Using a socket adapter for specific use of each product, programming is possible with a general-purpose PROM writer.

Since an instruction of the HMCS400 series is 10 bits long, a conversion circuit is incorporated to adapt the general-purpose PROM writer. This circuit splits each instruction into five lower bits and five higher bits to write from or read to two addresses. This enables use of a general-purpose PROM. For instance, to write to a 16kword of built-in PROM writer with a general-purpose PROM, specify 32kbyte address (\$0000-\$7FFF). An example of PROM memory map is shown in figure 95.

### **Notes:**

- 1. When programming with a PROM writer, set up each ROM size to the address given in table 30. If it is programmed erroneously to an address given in table 30 or later, check of writing of PROM may become impossible. Particularly, caution should be exercised in the case of a plastic package since reprogramming is impossible with it. Set the data in unused addresses to \$FF.
- If the indexes of the PROM writer socket, socket adapter and product are not aligned precisely, the product may break down due to overcurrent. Be sure to check that they are properly set to the writer before starting the writing process.
- 3. Two levels of program voltages (V<sub>PP</sub>) are available for the PROM: 12.5V and 21V. Our product employs a V<sub>PP</sub> of 12.5V. If a voltage of 21V is applied, permanent breakdown of the product will

result. The  $V_{PP}$  of 12.5V is obtained for the PROM writer by setting it according to the Intel 27258 specifications.

Table 28 Socket Adapters

| Package | Model Name                         | Manufacturer  |
|---------|------------------------------------|---------------|
| FP-80A  | Please ask Renesas Technology serv | rice section. |
| TFP-80C | Please ask Renesas Technology serv | rice section. |
| FP-64A  | Please ask Renesas Technology serv | rice section. |
| DP-64S  | Please ask Renesas Technology serv | rice section. |

# Writing/verification

Programming of the built-in program ROM employs a high speed programming method. With this method, high speed writing is effected without voltage stress to the device or without damaging the reliability of the written data.

A basic programming flow chart is shown in figure 96 and a timing chart in figure 97.

For precautions for PROM writing procedure, refer to Section 2, "Characteristics of ZTAT<sup>TM</sup> Microcomputer's Built-in Programmable ROM and precautions for its Applications."

Table 29 Selection of Mode

| Mode                       | CE     | OE     | V <sub>PP</sub> | O <sub>0</sub> to O <sub>4</sub> |
|----------------------------|--------|--------|-----------------|----------------------------------|
| Writing                    | "Low"  | "High" | V <sub>PP</sub> | Data input                       |
| Verification               | "High" | "Low"  | $V_{pp}$        | Data output                      |
| Prohibition of programming | "High" | "High" | V <sub>PP</sub> | High impedance                   |

Table 30 PROM Writer Program Address

| ROM size | Address       |  |
|----------|---------------|--|
| 8k       | \$0000~\$3FFF |  |
| 12k      | \$0000~\$5FFF |  |
| 16k      | \$0000~\$7FFF |  |

# Programmable Rom (HD4074889, HD4074899, HD4074869)

The HD4074889, HD4074899, and HD4074869 are a ZTAT $^{\text{TM}}$  microcomputers with built-in PROM that can be programmed in PROM mode.

# **PROM Mode Pin Description**

HD4074889, HD4074899

| Pin No. | MCU Mode                         |     | PROM Mode       | •   |
|---------|----------------------------------|-----|-----------------|-----|
| FP-80A  | Pin Name                         | I/O | Pin Name        | I/O |
| 1       | AV <sub>cc</sub>                 | _   | V <sub>cc</sub> | _   |
| 2       | R7₀/AN0                          | I/O | V <sub>cc</sub> |     |
| 3       | R7 <sub>1</sub> /AN1             | I/O | V <sub>cc</sub> |     |
| 4       | R7 <sub>2</sub> /AN2             | I/O |                 |     |
| 5       | R7 <sub>3</sub> /AN3             | I/O |                 |     |
| 6       | R8 <sub>0</sub> /AN4             | I/O |                 |     |
| 7       | R8 <sub>1</sub> /AN5             | I/O |                 |     |
| 8       | AV <sub>ss</sub>                 |     | GND             | _   |
| 9       | TEST                             | I   | $V_{pp}$        |     |
| 10      | OSC1                             | I   | V <sub>cc</sub> | _   |
| 11      | OSC2                             | 0   |                 |     |
| 12      | GND                              | _   | GND             |     |
| 13      | X2                               | 0   |                 |     |
| 14      | X1                               | I   | GND             |     |
| 15      | RESET                            | I   | RESET           | I   |
| 16      | V <sub>cc</sub>                  | _   | V <sub>cc</sub> |     |
| 17      | D <sub>o</sub> /INT <sub>o</sub> | I/O | A <sub>o</sub>  | I   |
| 18      | D <sub>1</sub> /INT <sub>1</sub> | I/O |                 |     |
| 19      | D <sub>2</sub>                   | I/O | $A_{5}$         | 1   |
| 20      | D <sub>3</sub>                   | I/O | $A_6$           | I   |
| 21      | $D_4$                            | I/O | A,              | 1   |
| 22      | D <sub>5</sub>                   | I/O | A <sub>8</sub>  | 1   |
| 23      | $D_{\epsilon}$                   | I/O | $A_9$           | 1   |
| 24      | D <sub>7</sub>                   | I/O | A <sub>10</sub> | 1   |
| 25      | D <sub>8</sub>                   | I/O | A <sub>11</sub> | 1   |
| 26      | D <sub>9</sub>                   | I/O | A <sub>12</sub> | 1   |
| 27      | D <sub>10</sub>                  | I/O | A <sub>13</sub> | 1   |
| 28      | D <sub>11</sub>                  | I/O | A <sub>14</sub> | 1   |
| 29      | $R0_{o}/\overline{WU}_{o}$       | I/O | V <sub>cc</sub> | _   |
| 30      | R0 <sub>1</sub> /WU <sub>1</sub> | I/O |                 |     |
| 31      | $R0_{2}/\overline{WU}_{2}$       | I/O |                 |     |
| 32      | $R0_{3}/\overline{WU}_{3}$       | I/O |                 |     |
| 33      | R1 <sub>₀</sub> /EVNB            | I/O |                 |     |
| 34      | R1 <sub>1</sub> /EVND            | I/O | M0              | 1   |
| 35      | R1 <sub>2</sub> /BUZZ            | I/O | M1              | 1   |
| 36      | R1 <sub>3</sub> /TOB             | I/O | CE              | 1   |
| 37      | R2 <sub>0</sub> /TOC             | I/O |                 |     |
| 38      | R2 <sub>1</sub> /SCK             | I/O | ŌĒ              | 1   |
| 39      | R2 <sub>2</sub> /SI/SO           | I/O | XM0             | 0   |
| 40      | R2 <sub>3</sub>                  | I/O | XM1             | 0   |

| Pin No. | MCU Mode               |     | PROM Mod        | e   |
|---------|------------------------|-----|-----------------|-----|
| FP-80A  | Pin Name               | I/O | Pin Name        | I/O |
| 41      | R3/SEG1                | I/O | A,              | I   |
| 42      | R3 <sub>1</sub> /SEG2  | I/O | A <sub>2</sub>  | 1   |
| 43      | R3 <sub>2</sub> /SEG3  | I/O | A <sub>3</sub>  | I   |
| 44      | R3 <sub>3</sub> /SEG4  | I/O | A <sub>4</sub>  | I   |
| 45      | R4,/SEG5               | I/O | O <sub>o</sub>  | I/O |
| 46      | R4₁/SEG6               | I/O | O <sub>1</sub>  | I/O |
| 47      | R4,/SEG7               | I/O | O <sub>2</sub>  | I/O |
| 48      | R4 <sub>3</sub> /SEG8  | I/O | O <sub>3</sub>  | I/O |
| 49      | R5/SEG9                | I/O | O <sub>4</sub>  | I/O |
| 50      | R5₁/SEG10              | I/O | O <sub>4</sub>  | I/O |
| 51      | R5 <sub>2</sub> /SEG11 | I/O | O <sub>3</sub>  | I/O |
| 52      | R5 <sub>3</sub> /SEG12 | I/O | O <sub>2</sub>  | I/O |
| 53      | R6,/SEG13              | I/O | O <sub>1</sub>  | I/O |
| 54      | R6₁/SEG14              | I/O | O <sub>0</sub>  | I/O |
| 55      | R6,/SEG15              | I/O | -               |     |
| 56      | R6,/SEG16              | I/O |                 |     |
| 57      | SEG17                  | 0   |                 |     |
| 58      | SEG18                  | 0   |                 |     |
| 59      | SEG19                  | 0   |                 |     |
| 60      | SEG20                  | 0   |                 |     |
| 61      | SEG21                  | 0   |                 |     |
| 62      | SEG22                  | 0   |                 |     |
| 63      | SEG23                  | 0   |                 |     |
| 64      | SEG24                  | 0   |                 |     |
| 65      | SEG25                  | 0   |                 |     |
| 66      | SEG26                  | 0   |                 |     |
| 67      | SEG27                  | 0   |                 |     |
| 68      | SEG28                  | 0   |                 |     |
| 69      | SEG29                  | 0   |                 |     |
| 70      | SEG30                  | 0   |                 |     |
| 71      | SEG31                  | 0   |                 |     |
| 72      | SEG32                  | 0   |                 |     |
| 73      | COM1                   | 0   |                 |     |
| 74      | COM2                   | 0   |                 |     |
| 75      | COM3                   | 0   |                 |     |
| 76      | COM4                   | 0   |                 |     |
| 77      | V3                     |     |                 |     |
| 78      | V2                     |     |                 |     |
| 79      | V1                     |     | V <sub>cc</sub> | _   |
| 80      | V0                     | _   | V <sub>cc</sub> | _   |
|         |                        |     |                 |     |


### HD4074869

| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | Pin No. |        | MCU Mode                         |     | PROM Mod        | е   |
|--|---------|--------|----------------------------------|-----|-----------------|-----|
| 2 9 R7,/AN1 I/O V <sub>cc</sub> —  3 10 R7/AN2 I/O  4 11 R7,/AN3 I/O  5 12 TEST I V <sub>pp</sub> —  6 13 OSC1 I V <sub>cc</sub> —  7 14 OSC2 O  8 15 GND — GND —  9 16 X2 O  10 17 X1 I GND —  11 18 RESET I RESET I  12 19 V <sub>cc</sub> — V <sub>cc</sub> —  13 20 D <sub>0</sub> /INT <sub>0</sub> I/O A <sub>0</sub> I  14 21 D <sub>1</sub> /INT <sub>1</sub> I/O  15 22 D <sub>2</sub> I/O A <sub>5</sub> I  16 23 D <sub>3</sub> I/O A <sub>7</sub> I  18 25 D <sub>5</sub> I/O A <sub>7</sub> I  18 25 D <sub>5</sub> I/O A <sub>8</sub> I  19 26 D <sub>6</sub> I/O A <sub>9</sub> I  20 27 D <sub>7</sub> I/O A <sub>10</sub> I  21 28 D <sub>8</sub> I/O A <sub>11</sub> I  22 29 D <sub>9</sub> I/O A <sub>11</sub> I  23 30 R0,/WU, I/O  25 32 R0,/WU, I/O  27 34 R1, I/O A <sub>13</sub> I  28 35 R1,/BUZZ I/O MO I  29 36 R1,/TOB I/O CE I  30 37 R2,/TOC I/O XM1 O  21 38 R2,/SCKN I/O OE I   | FP-64A  | DP-64S | Pin Name                         | I/O |                 | I/O |
| 2 9 R7,/AN1 I/O V <sub>cc</sub> —  3 10 R7/AN2 I/O  4 11 R7,/AN3 I/O  5 12 TEST I V <sub>pp</sub> —  6 13 OSC1 I V <sub>cc</sub> —  7 14 OSC2 O  8 15 GND — GND —  9 16 X2 O  10 17 X1 I GND —  11 18 RESET I RESET I  12 19 V <sub>cc</sub> — V <sub>cc</sub> —  13 20 D <sub>0</sub> /INT <sub>0</sub> I/O A <sub>0</sub> I  14 21 D <sub>1</sub> /INT <sub>1</sub> I/O  15 22 D <sub>2</sub> I/O A <sub>5</sub> I  16 23 D <sub>3</sub> I/O A <sub>7</sub> I  18 25 D <sub>5</sub> I/O A <sub>7</sub> I  18 25 D <sub>5</sub> I/O A <sub>8</sub> I  19 26 D <sub>6</sub> I/O A <sub>9</sub> I  20 27 D <sub>7</sub> I/O A <sub>10</sub> I  21 28 D <sub>8</sub> I/O A <sub>11</sub> I  22 29 D <sub>9</sub> I/O A <sub>11</sub> I  23 30 R0,/WU, I/O  25 32 R0,/WU, I/O  27 34 R1, I/O A <sub>13</sub> I  28 35 R1,/BUZZ I/O MO I  29 36 R1,/TOB I/O CE I  30 37 R2,/TOC I/O XM1 O  21 38 R2,/SCKN I/O OE I   |         | 8      | R7,/AN0                          | I/O | V <sub>cc</sub> | _   |
| 3 10 R7/AN2 I/O 4 11 R7/AN3 I/O 5 12 TEST I V <sub>pp</sub> — 6 13 OSC1 I V <sub>cc</sub> — 7 14 OSC2 O 8 15 GND — GND — 9 16 X2 O 10 17 X1 I GND — 11 18 RESET I RESET I 12 19 V <sub>cc</sub> — V <sub>cc</sub> — 13 20 D <sub>0</sub> /INT <sub>0</sub> I/O A <sub>0</sub> I 14 21 D <sub>1</sub> /INT <sub>1</sub> I/O 15 22 D <sub>2</sub> I/O A <sub>5</sub> I 16 23 D <sub>3</sub> I/O A <sub>6</sub> I 17 24 D <sub>4</sub> I/O A <sub>7</sub> I 18 25 D <sub>5</sub> I/O A <sub>7</sub> I 18 25 D <sub>6</sub> I/O A <sub>9</sub> I 19 26 D <sub>6</sub> I/O A <sub>9</sub> I 20 27 D <sub>7</sub> I/O A <sub>10</sub> I 21 28 D <sub>8</sub> I/O A <sub>11</sub> I 22 29 D <sub>9</sub> I/O A <sub>11</sub> I 23 30 R0√WU <sub>0</sub> I/O A <sub>12</sub> I 23 30 R0√WU <sub>0</sub> I/O V <sub>cc</sub> — 24 31 R0√WU <sub>1</sub> I/O 25 32 R0√WU <sub>2</sub> I/O 26 33 R1√EVNB I/O 27 34 R1, I/O A <sub>13</sub> I 28 35 R1√BUZZ I/O MO I 29 36 R1√TOB I/O CĒ I 30 37 R2√TOC I/O XM1 O 31 38 R2√SCKN I/O OĒ   | 2       | 9      | R7 <sub>1</sub> /AN1             | I/O | V <sub>cc</sub> |     |
| 5         12         TEST         I         V <sub>pp</sub> —           6         13         OSC1         I         V <sub>cc</sub> —           7         14         OSC2         O           8         15         GND         —         GND         —           9         16         X2         O         —         —         —           10         17         X1         I         GND         —         —           11         18         RESET         I         RESET         I           12         19         V <sub>cc</sub> —         V <sub>cc</sub> —           12         19         V <sub>cc</sub> —         V <sub>cc</sub> —           13         20         D <sub>g</sub> /INT <sub>g</sub> I/O         A <sub>g</sub> I           14         21         D <sub>g</sub> /INT <sub>g</sub> I/O         A <sub>g</sub> I           15         22         D <sub>g</sub> I/O         A <sub>g</sub> I           16         23         D <sub>g</sub> I/O         A <sub>g</sub> I           17         24         D <sub>g</sub> I/O         A <sub>g</sub> I           19         26  | 3       | 10     | R7 <sub>2</sub> /AN2             | I/O |                 |     |
| 6 13 OSC1 I V <sub>cc</sub> —  7 14 OSC2 O  8 15 GND — GND —  9 16 X2 O  10 17 X1 I GND —  11 18 RESET I RESET I  12 19 V <sub>cc</sub> — V <sub>cc</sub> —  13 20 D <sub>0</sub> /INT₀ I/O A₀ I  14 21 D <sub>1</sub> /INT₁ I/O  15 22 D <sub>2</sub> I/O A₅ I  16 23 D₃ I/O A₅ I  17 24 D₄ I/O A₀ I  18 25 D₅ I/O A₃ I  19 26 D₀ I/O A₃ I  19 26 D₀ I/O A₃ I  20 27 D <sub>7</sub> I/O A₀ I  21 28 D₃ I/O A₁ I  22 29 D₀ I/O A₃ I  23 30 RO₀/WU₀ I/O A₁ I  24 31 RO₁/WU₁ I/O  25 32 RO₂/WU₂ I/O  26 33 R1₀/EVNB I/O  27 34 R1₁ I/O A₁₃ I  28 35 R1₂/BUZZ I/O MO I  29 36 R1₃/TOB I/O CĒ I  30 37 R2₂/TOC I/O XM1 O  31 38 R2₂/SCKN I/O OĒ  | 4       | 11     | R7 <sub>3</sub> /AN3             | I/O |                 |     |
| 6 13 OSC1 I V <sub>cc</sub> —  7 14 OSC2 O  8 15 GND — GND —  9 16 X2 O  10 17 X1 I GND —  11 18 RESET I RESET I  12 19 V <sub>cc</sub> — V <sub>cc</sub> —  13 20 D <sub>0</sub> /INT₀ I/O A₀ I  14 21 D <sub>1</sub> /INT₁ I/O  15 22 D <sub>2</sub> I/O A₅ I  16 23 D₃ I/O A₅ I  17 24 D₄ I/O A₀ I  18 25 D₅ I/O A₃ I  19 26 D₀ I/O A₃ I  19 26 D₀ I/O A₃ I  20 27 D <sub>7</sub> I/O A₀ I  21 28 D₃ I/O A₁ I  22 29 D₀ I/O A₃ I  23 30 RO₀/WU₀ I/O A₁ I  24 31 RO₁/WU₁ I/O  25 32 RO₂/WU₂ I/O  26 33 R1₀/EVNB I/O  27 34 R1₁ I/O A₁₃ I  28 35 R1₂/BUZZ I/O MO I  29 36 R1₃/TOB I/O CĒ I  30 37 R2₂/TOC I/O XM1 O  31 38 R2₂/SCKN I/O OĒ  | 5       | 12     | TEST                             | ı   | V <sub>PP</sub> | _   |
| 7 14 OSC2 O 8 15 GND — GND — 9 16 X2 O 10 17 X1 I GND — 11 18 RESET I RESET I 12 19 V <sub>CC</sub> — V <sub>CC</sub> — 13 20 D <sub>0</sub> /INT <sub>0</sub> I/O A <sub>0</sub> I 14 21 D <sub>1</sub> /INT <sub>1</sub> I/O 15 22 D <sub>2</sub> I/O A <sub>5</sub> I 16 23 D <sub>3</sub> I/O A <sub>5</sub> I 17 24 D <sub>4</sub> I/O A <sub>7</sub> I 18 25 D <sub>5</sub> I/O A <sub>8</sub> I 19 26 D <sub>6</sub> I/O A <sub>9</sub> I 19 26 D <sub>6</sub> I/O A <sub>9</sub> I 20 27 D <sub>7</sub> I/O A <sub>10</sub> I 21 28 D <sub>8</sub> I/O A <sub>11</sub> I 22 29 D <sub>9</sub> I/O A <sub>11</sub> I 23 30 R0√WU <sub>0</sub> I/O A <sub>12</sub> I 23 30 R0√WU <sub>0</sub> I/O O <sub>CC</sub> — 24 31 R0√WU <sub>1</sub> I/O 25 32 R0√WU <sub>2</sub> I/O 26 33 R1√EVNB I/O 27 34 R1 I/O A <sub>13</sub> I 28 35 R1√BUZZ I/O MO I 29 36 R1√TOB I/O CĒ I 30 37 R2√TOC I/O XM1 O 31 38 R2√SCKN I/O OĒ   | 6       | 13     | OSC1                             | ı   | V <sub>cc</sub> | _   |
| 9 16 X2 O 10 17 X1 I GND — 11 18 RESET I RESET I 12 19 V <sub>cc</sub> — V <sub>cc</sub> — 13 20 D <sub>0</sub> /INT <sub>0</sub> I/O A <sub>0</sub> I 14 21 D <sub>1</sub> /INT <sub>1</sub> I/O 15 22 D <sub>2</sub> I/O A <sub>5</sub> I 16 23 D <sub>3</sub> I/O A <sub>5</sub> I 17 24 D <sub>4</sub> I/O A <sub>7</sub> I 18 25 D <sub>5</sub> I/O A <sub>7</sub> I 18 25 D <sub>5</sub> I/O A <sub>7</sub> I 19 26 D <sub>6</sub> I/O A <sub>9</sub> I 20 27 D <sub>7</sub> I/O A <sub>10</sub> I 21 28 D <sub>9</sub> I/O A <sub>11</sub> I 22 29 D <sub>9</sub> I/O A <sub>11</sub> I 22 29 D <sub>9</sub> I/O A <sub>11</sub> I 23 30 R0 <sub>0</sub> /WU <sub>0</sub> I/O A <sub>12</sub> I 23 30 R0 <sub>0</sub> /WU <sub>0</sub> I/O O 24 31 R0 <sub>1</sub> /WU <sub>1</sub> I/O 25 32 R0 <sub>2</sub> /WU <sub>2</sub> I/O 26 33 R1 <sub>0</sub> /EVNB I/O 27 34 R1 <sub>1</sub> I/O A <sub>13</sub> I 28 35 R1 <sub>2</sub> /BUZZ I/O MO I 29 36 R1 <sub>2</sub> /TOC I/O XM1 O 31 38 R2 <sub>2</sub> /SCKN I/O OEE I  | 7       | 14     | OSC2                             | 0   |                 |     |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 8       | 15     | GND                              | _   | GND             | _   |
| 11         18         RESET         I         RESET         I           12         19         V <sub>cc</sub> —         V <sub>cc</sub> —           13         20         D <sub>o</sub> /INT₀         I/O         A₀         I           14         21         D <sub>o</sub> /INT₁         I/O         A₀         I           15         22         D₂         I/O         A₅         I           16         23         D₃         I/O         A₅         I           17         24         D₄         I/O         A₀         I           18         25         D₅         I/O         A₀         I           19         26         D₀         I/O         A₀         I           20         27         D₀         I/O         A₀         I           21         28         D₀         I/O         A₁₀         I           22         29         D₀         I/O         A₁₂         I           23         30         R0₂/WU₀         I/O         V <sub>cc</sub> —           24         31         R0₂/WU₀         I/O         V <sub>cc</sub> —           24         31  | 9       | 16     | X2                               | 0   |                 |     |
| 12         19         V <sub>cc</sub> —         V <sub>cc</sub> —           13         20         D <sub>o</sub> /INT₀         I/O         A₀         I           14         21         D <sub>o</sub> /INT₁         I/O         A₀         I           15         22         D₂         I/O         A₅         I           16         23         D₃         I/O         A₅         I           17         24         D₄         I/O         A₀         I           18         25         D₅         I/O         A₀         I           19         26         D₅         I/O         A₀         I           20         27         D₀         I/O         A₀         I           21         28         D₅         I/O         A₁₀         I           22         29         D₀         I/O         A₁₂         I           23         30         R0₀/WU₀         I/O         V <sub>CC</sub> —           24         31         R0₀/WU₀         I/O         V <sub>CC</sub> —           24         31         R0₀/WU₀         I/O         V <sub>CC</sub> —           25         32  | 10      | 17     |                                  | ı   | GND             | _   |
| 13     20     D₀/INT₀     I/O     A₀     I       14     21     D₂/INT₁     I/O     I       15     22     D₂     I/O     A₅     I       16     23     D₃     I/O     A₅     I       17     24     D₄     I/O     A₂     I       18     25     D₅     I/O     A₃     I       19     26     D₅     I/O     A₃     I       20     27     D₂     I/O     A₃     I       21     28     D₅     I/O     A₁₁     I       22     29     D₀     I/O     A₁₂     I       23     30     R0₀/WŪ₀     I/O     V₀     —       24     31     R0₀/WŪ₀     I/O     V₀     —       24     31     R0₀/WŪ₂     I/O     V₀     —       25     32     R0ջ/WŪ₂     I/O     I/O       26     33     R1₂/EVNB     I/O       27     34     R1₁     I/O     A₁₃     I       28     35     R1₂/BUZZ     I/O     M0     I       29     36     R1₂/TOB     I/O     XM1     O       30     37     R2₂/TOC   | 11      | 18     | RESET                            | ı   |                 | I   |
| 13     20     D₀/INT₀     I/O     A₀     I       14     21     D₂/INT₁     I/O     I       15     22     D₂     I/O     A₅     I       16     23     D₃     I/O     A₅     I       17     24     D₄     I/O     A₂     I       18     25     D₅     I/O     A₃     I       19     26     D₅     I/O     A₃     I       20     27     D₂     I/O     A₃     I       21     28     D₅     I/O     A₁₁     I       22     29     D₀     I/O     A₁₂     I       23     30     R0₀/WŪ₀     I/O     V₀     —       24     31     R0₀/WŪ₀     I/O     V₀     —       24     31     R0₀/WŪ₂     I/O     V₀     —       25     32     R0ջ/WŪ₂     I/O     I/O       26     33     R1₂/EVNB     I/O       27     34     R1₁     I/O     A₁₃     I       28     35     R1₂/BUZZ     I/O     M0     I       29     36     R1₂/TOB     I/O     XM1     O       30     37     R2₂/TOC   | 12      | 19     | V <sub>cc</sub>                  | _   | V <sub>cc</sub> | _   |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 13      | 20     | D <sub>0</sub> /INT <sub>0</sub> | I/O | A <sub>0</sub>  | I   |
| 16         23         D₃         I/O         A₀         I           17         24         D₄         I/O         A₀         I           18         25         D₅         I/O         A₀         I           19         26         D₆         I/O         A₀         I           20         27         D₂         I/O         A₀₀         I           21         28         D₆         I/O         A₁₀         I           22         29         D₆         I/O         A₁₂         I           23         30         ROơWU₀         I/O         Vcc         —           24         31         ROơWU₀         I/O         Vcc         —           25         32         ROơWU₀         I/O         Vcc         —           26         33         R1ơEVNB         I/O         Z           27         34         R1,         I/O         A₁₃         I           28         35         R1ơBVZ         I/O         MO         I           29         36         R1ơTOB         I/O         CE         I           30         37         R2ơTOC <td< td=""><td>14</td><td>21</td><td>D<sub>1</sub>/INT<sub>1</sub></td><td>I/O</td><td>-</td><td></td></td<>  | 14      | 21     | D <sub>1</sub> /INT <sub>1</sub> | I/O | -               |     |
| 16         23         D₃         I/O         A₀         I           17         24         D₄         I/O         A₀         I           18         25         D₅         I/O         A₀         I           19         26         D₆         I/O         A₀         I           20         27         D₂         I/O         A₀₀         I           21         28         D₆         I/O         A₁₀         I           22         29         D₆         I/O         A₁₂         I           23         30         ROơWU₀         I/O         Vcc         —           24         31         ROơWU₀         I/O         Vcc         —           25         32         ROơWU₀         I/O         Vcc         —           26         33         R1ơEVNB         I/O         Z           27         34         R1,         I/O         A₁₃         I           28         35         R1ơBVZ         I/O         MO         I           29         36         R1ơTOB         I/O         CE         I           30         37         R2ơTOC <td< td=""><td>15</td><td>22</td><td>D<sub>2</sub></td><td>I/O</td><td>A<sub>s</sub></td><td>I</td></td<>   | 15      | 22     | D <sub>2</sub>                   | I/O | A <sub>s</sub>  | I   |
| $\begin{array}{cccccccccccccccccccccccccccccccccccc$   | 16      | 23     | $D_3$                            | I/O | A <sub>6</sub>  | I   |
| 18         25         D <sub>s</sub> I/O         A <sub>s</sub> I           19         26         D <sub>s</sub> I/O         A <sub>s</sub> I           20         27         D <sub>r</sub> I/O         A <sub>to</sub> I           21         28         D <sub>s</sub> I/O         A <sub>to</sub> I           22         29         D <sub>s</sub> I/O         A <sub>to</sub> I           23         30         R0 <sub>d</sub> WU <sub>s</sub> I/O         V <sub>cc</sub> —           24         31         R0 <sub>d</sub> WU <sub>s</sub> I/O         V <sub>cc</sub> —           25         32         R0 <sub>d</sub> WU <sub>s</sub> I/O         V <sub>cc</sub> —           26         33         R1 <sub>d</sub> EVNB         I/O         V <sub>cc</sub> —           27         34         R1 <sub>s</sub> I/O         A <sub>to</sub> I           28         35         R1 <sub>d</sub> BUZZ         I/O         M0         I           29         36         R1 <sub>d</sub> TOB         I/O         CE         I           30         37         R2 <sub>d</sub> TOC         I/O         XM1         O           31         38         R2/SCKN         I/O         DE         I  < | 17      | 24     | D <sub>4</sub>                   | I/O | A <sub>7</sub>  | I   |
| 19 26 D <sub>6</sub> I/O A <sub>9</sub> I 20 27 D <sub>7</sub> I/O A <sub>10</sub> I 21 28 D <sub>8</sub> I/O A <sub>11</sub> I 22 29 D <sub>9</sub> I/O A <sub>12</sub> I 23 30 R0√WU <sub>0</sub> I/O V <sub>CC</sub> — 24 31 R0√WU <sub>1</sub> I/O 25 32 R0√WU <sub>2</sub> I/O 26 33 R1√EVNB I/O 27 34 R1, I/O A <sub>13</sub> I 28 35 R1√BUZZ I/O MO I 29 36 R1√TOB I/O CĒ I 30 37 R2√TOC I/O XM1 O 31 38 R2√SCKN I/O OĒ   | 18      | 25     | D <sub>₅</sub>                   | I/O | A <sub>8</sub>  | I   |
| 20   27   D <sub>7</sub>   I/O   A <sub>10</sub>   I   | 19      | 26     | D <sub>6</sub>                   | I/O | A <sub>9</sub>  | I   |
| 21   | 20      | 27     |                                  | I/O | A <sub>10</sub> | 4   |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 21      | 28     | D <sub>8</sub>                   | I/O | A <sub>11</sub> | 1   |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 22      | 29     | D <sub>9</sub>                   | I/O | A <sub>40</sub> | 1   |
| 24         31         RO,/WO, I/O           25         32         RO,/WU, I/O           26         33         R1,/EVNB I/O           27         34         R1, I/O A, I           28         35         R1,/BUZZ I/O MO I           29         36         R1,/TOB I/O CE I           30         37         R2,/TOC I/O XM1 O           31         38         R2,/SCKN I/O OE I   | 23      | 30     | R0 <sub>a</sub> /WU <sub>a</sub> | I/O | V <sub>cc</sub> | _   |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 24      | 31     | R0 <sub>1</sub> /WU <sub>1</sub> | I/O | -               |     |
| 26         33         R1 <sub>o</sub> /EVNB         I/O           27         34         R1 <sub>o</sub> I/O         A <sub>i3</sub> I           28         35         R1 <sub>e</sub> /BUZZ         I/O         MO         I           29         36         R1 <sub>e</sub> /TOB         I/O         CE         I           30         37         R2 <sub>e</sub> /TOC         I/O         XM1         O           31         38         R2 <sub>e</sub> /SCKN         I/O         OE         I   | 25      | 32     | R0 <sub>2</sub> /WU <sub>2</sub> | I/O |                 |     |
| 28         35         R1½BUZZ         I/O         M0         I           29         36         R1½TOB         I/O         CE         I           30         37         R2½TOC         I/O         XM1         O           31         38         R2½SCKN         I/O         OE         I   | 26      | 33     | R1,/EVNB                         | I/O |                 |     |
| 28         35         R1½BUZZ         I/O         M0         I           29         36         R1½TOB         I/O         CE         I           30         37         R2½TOC         I/O         XM1         O           31         38         R2½SCKN         I/O         OE         I   | 27      | 34     | R1₁                              | I/O | A <sub>13</sub> | I   |
| 30 37 R2/TOC I/O XM1 O<br>31 38 R2/SCKN I/O OE I   | 28      | 35     |                                  | I/O | MO              | 1   |
| 31 38 R2,/SCKN I/O OE I  | 29      | 36     | R1 <sub>3</sub> /TOB             | I/O | CE              | I   |
| 31 38 R2,/SCKN I/O OE I  | 30      | 37     | R2,/TOC                          | I/O | XM1             | 0   |
|  | 31      | 38     | R2,/SCKN                         | I/O | ŌĒ              | I   |
|  | 32      | 39     | R2 <sub>2</sub> /SI/SO           | I/O | XM0             | 0   |


| Pin No. |        | MCU Mode               |     | PROM Mod        | е   |
|---------|--------|------------------------|-----|-----------------|-----|
| FP-64A  | DP-64S | Pin Name               | I/O | Pin Name        | I/O |
| 33      | 40     | R2 <sub>3</sub>        | I/O | A <sub>14</sub> | I   |
| 34      | 41     | R3 <sub>0</sub> /SEG1  | I/O | A <sub>1</sub>  | I   |
| 35      | 42     | R3 <sub>1</sub> /SEG2  | I/O | A <sub>2</sub>  | I   |
| 36      | 43     | R3 <sub>2</sub> /SEG3  | I/O | A <sub>3</sub>  | I   |
| 37      | 44     | R3 <sub>3</sub> /SEG4  | I/O | A <sub>4</sub>  | I   |
| 38      | 45     | R4 <sub>0</sub> /SEG5  | I/O | O <sub>o</sub>  | I/O |
| 39      | 46     | R4,/SEG6               | I/O | O <sub>1</sub>  | I/O |
| 40      | 47     | R4 <sub>2</sub> /SEG7  | I/O | 0,              | I/O |
| 41      | 48     | R4 <sub>3</sub> /SEG8  | I/O | O <sub>3</sub>  | I/O |
| 42      | 49     | R5 <sub>0</sub> /SEG9  | I/O | O <sub>4</sub>  | I/O |
| 43      | 50     | R5 <sub>1</sub> /SEG10 | I/O | O <sub>4</sub>  | I/O |
| 44      | 51     | R5₂/SEG11              | I/O | O <sub>3</sub>  | I/O |
| 45      | 52     | R5 <sub>3</sub> /SEG12 | I/O | 0,              | I/O |
| 46      | 53     | R6 <sub>0</sub> /SEG13 | I/O | O <sub>1</sub>  | I/O |
| 47      | 54     | R6₁/SEG14              | I/O | O <sub>o</sub>  | I/O |
| 48      | 55     | R6 <sub>2</sub> /SEG15 | I/O |                 |     |
| 49      | 56     | R6 <sub>3</sub> /SEG16 | I/O |                 |     |
| 50      | 57     | SEG17                  | 0   |                 |     |
| 51      | 58     | SEG18                  | 0   |                 |     |
| 52      | 59     | SEG19                  | 0   |                 |     |
| 53      | 60     | SEG20                  | 0   |                 |     |
| 54      | 61     | SEG21                  | 0   |                 |     |
| 55      | 62     | SEG22                  | 0   |                 |     |
| 56      | 63     | SEG23                  | 0   |                 |     |
| 57      | 64     | SEG24                  | 0   |                 |     |
| 58      | 1      | COM1                   | 0   |                 |     |
| 59      | 2      | COM2                   | 0   |                 |     |
| 60      | 3      | COM3                   | 0   |                 |     |
| 61      | 4      | COM4                   | 0   |                 |     |
| 62      | 5      | V <sub>3</sub>         | _   |                 |     |
| 63      | 6      | V <sub>2</sub>         | _   |                 |     |
| 64      | 7      | V <sub>1</sub>         | _   | V <sub>cc</sub> |     |

Notes: 1. I/O: I/O pin, I: Input-only pin, O: Output-only pin

- 2. As there are two each of pins  $O_0$  to  $O_4$ , the respective pairs should be shorted.
- 3. Unused data pins (O<sub>5</sub> to O<sub>7</sub>) on the PROM programmer side should be handled as shown below on the socket.



4. Pin A<sub>g</sub> should be handled as shown below on the socket.



#### 2. Pin Functions in PROM Mode

## $\mathbf{V}_{nn}$ :

Applies the on-chip PROM programming voltage (12.5 V  $\pm 0.3$  V).

### CE:

Inputs a control signal to set the on-chip PROM to the write/verify enabled state.

### OE:

Inputs a data output control signal during verification.

### $A_0$ to $A_{14}$ :

On-chip PROM address input pins.

## O<sub>0</sub> to O<sub>4</sub>:

On-chip PROM data bus I/O pins.

As there are two each of pins O<sub>0</sub> to O<sub>0</sub>, the respective pairs should be shorted.

# $\overline{\mathbf{M}}_{\scriptscriptstyle A}$ , $\overline{\mathbf{M}}_{\scriptscriptstyle I}$ , $\overline{\mathbf{RESET}}$ , TEST:

PROM mode setting pins. PROM mode is set by driving the  $\overline{M}_{ov} \overline{M}_{ov}$ , and  $\overline{RESET}$  pins low (or by driving the  $\overline{M}_0$ , and  $\overline{RESET}$  pins low in the HD4074869), and driving the TEST pin to the  $V_{pp}$  level.

#### Other pins:

V<sub>CC</sub>, AV<sub>CC</sub>, R7<sub>0</sub>/AN<sub>0</sub>, R7<sub>1</sub>/AN<sub>1</sub>, OSC<sub>1</sub>, V<sub>0</sub>, and V<sub>1</sub> should be connected to V<sub>CC</sub> potential.

GND, AV<sub>ss</sub>, and X1 should be connected to GND potential. O'L'CX

Other pins should be left open.




Figure 95 Memory Map in PROM Mode

TOOL CX




Figure 96 Flowchart of High-Speed Programming

# **Programming Electrical Characteristics**

# DC Characteristics ( $V_{CC} = 6V \pm 0.25V$ , $V_{PP} = 12.5V \pm 0.3V$ , $V_{SS} = 0V$ , $T_a = 25^{\circ}C \pm 5^{\circ}C$ , unless otherwise specified)

| Item                    |   | Symbol               | <b>Test Conditions</b>      | min  | typ | max                  | Unit |
|-------------------------|---|----------------------|-----------------------------|------|-----|----------------------|------|
| Input high voltage      | $\frac{O_0}{OE}$ to $\frac{O_4}{CE}$ , $A_0$ to $A_{14}$ ,  | $V_{_{\mathrm{IH}}}$ |                             | 2.2  | _   | V <sub>cc</sub> +0.3 | V    |
| Input low voltage       | $\frac{O_0}{OE}$ to $\frac{O_4}{CE}$ , $A_0$ to $A_{14}$ ,  | V <sub>IL</sub>      |                             | -0.3 | _   | 0.8                  | V    |
| Output high voltage     | O <sub>0</sub> to O <sub>4</sub>                            | $V_{OH}$             | I <sub>OH</sub> =-200μA     | 2.4  | _   | _                    | V    |
| Output low voltage      | O <sub>0</sub> to O <sub>4</sub>                            | V <sub>oL</sub>      | I <sub>oL</sub> =1.6mA      | _    | _   | 0.4                  | V    |
| Input leakage current   | $O_0$ to $O_4$ , $A_0$ to $A_{14}$ , $OE$ , $\overline{CE}$ | I <sub>IL</sub>      | V <sub>in</sub> =5.25V/0.5V | _    | _   | 2                    | μΑ   |
| V <sub>cc</sub> current |   | I <sub>cc</sub>      |                             | _    | _   | 30                   | mA   |
| V <sub>PP</sub> current |   | I <sub>PP</sub>      |                             | _    | _   | 40                   | mA   |

# AC Characteristics ( $V_{CC} = 6V \pm 0.25V$ , $V_{PP} = 12.5V \pm 0.3V$ , $T_a = 25^{\circ}C \pm 5^{\circ}C$ , unless otherwise specified)

| Item                                  | Symbol             | Test Conditions | min  | typ | max   | Unit |
|---------------------------------------|--------------------|-----------------|------|-----|-------|------|
| Address setup time                    | t <sub>AS</sub>    | See figure 89   | 2    | _   | _     | μs   |
| OE setup time                         | t <sub>oes</sub>   |                 | 2    | _   | _     | μs   |
| Data setup time                       | t <sub>DS</sub>    | 4//             | 2    | _   | _     | μs   |
| Address hold time                     | t <sub>AH</sub>    | 9               | 0    | _   | _     | μs   |
| Data hold time                        | t <sub>DH</sub>    |                 | 2    | _   | _     | μs   |
| Data output disable time              | t <sub>DF</sub>    | _               | -/   | _   | 130   | ns   |
| V <sub>PP</sub> setup time            | $\mathbf{t}_{VPS}$ | _               | 2    | _   | _     | μs   |
| Program pulse width                   | t <sub>PW</sub>    | _               | 0.95 | 1.0 | 1.05  | ms   |
| TE pulse width during overprogramming | t <sub>OPW</sub>   | _               | 2.85 | _   | 78.75 | ms   |
| V <sub>cc</sub> setup time            | t <sub>vcs</sub>   | _               | 2    | _   | _     | μs   |
| Data output delay time                | t <sub>oe</sub>    | _               | 0    | _   | 500   | ns   |

Notes: Input pulse level: 0.8 V to 2.2 V Input rise/fall times: ≤ 20ns

Input timing reference levels: 1.0 V, 2.0 V Output timing reference levels: 0.8 V, 2.0 V




Figure 97 PROM Write/Verify Timing

NO OLICA

#### **Notes on PROM Programming**

**Principles of Programming/Erasure:** A memory cell in a ZTAT<sup>TM</sup> microcomputer is the same as an EPROM cell; it is programmed by applying a high voltage between its control gate and drain to inject hot electrons into its floating gate. These electrons are stable, surrounded by an energy barrier formed by an SiO<sub>2</sub> film. The change in threshold voltage of a memory cell with a charged floating gate makes the corresponding bit appear as 0; a cell whose floating gate is not charged appears as a 1 bit (figure 98).

The charge in a memory cell may decrease with time. This decrease is usually due to one of the following causes:

- Ultraviolet light excites electrons, allowing them to escape. This effect is the basis of the erasure principle.
- Heat excites trapped electrons, allowing them to escape.
- High voltages between the control gate and drain may erase electrons.

If the oxide film covering a floating gate is defective, the electron erasure rate will be greater. However, electron erasure does not often occur because defective devices are detected and removed at the testing stage.




Figure 98 Cross-Sections of a PROM Cell

**PROM Programming:** PROM memory cells must be programmed under specific voltage and timing conditions. The higher the programming voltage  $V_{PP}$  and the longer the programming pulse  $t_{PW}$  is applied, the more electrons are injected into the floating gates. However, if  $V_{PP}$  exceeds specifications, the pn junctions may be permanently damaged. Pay particular attention to overshooting in the PROM programmer. In addition, note that negative voltage noise will produce a parasitic transistor effect that may reduce breakdown voltages.

The ZTAT<sup>TM</sup> microcomputer is electrically connected to the PROM programmer by a socket adapter. Therefore, note the following points:

- Check that the socket adapter is firmly mounted on the PROM programmer.
- Do not touch the socket adapter or the LSI during the programming. Touching them may affect the quality of the contacts, which will cause programming errors.

**PROM Reliability after Programming:** In general, semiconductor devices retain their reliability, provided that some initial defects can be excluded. These initial defects can be detected and rejected by screening. Baking devices under high-temperature conditions is one method of screening that can rapidly eliminate data-hold defects in memory cells. (Refer to the previous Principles of Programming/Erasure section.)

ZTAT<sup>TM</sup> microcomputer devices are extremely reliable because they have been subjected to such a screening method during the wafer fabrication process, but Renesas Technology recommends that each device be exposed to 150°C at one atmosphere for at least 48 hours after it is programmed, to ensure its best performance. The recommended screening procedure is shown in figure 99.

Note: If programming errors occur continuously during PROM programming, suspend programming and check for problems in the PROM programmer or socket adapter. If programming verification indicates errors in programming or after high-temperature exposure, please inform Renesas Technology.




Figure 99 Recommended Screening Procedure

# **Addressing Modes**

## **RAM Addressing Modes**

The MCU has three RAM addressing modes, as shown in figure 100 and described below.

**Register Indirect Addressing Mode:** The contents of the W, X, and Y registers (10 bits in total) are used as a RAM address.

**Direct Addressing Mode:** A direct addressing instruction consists of two words. The first word contains the opcode, and the contents of the second word (10 bits) are used as a RAM address.

**Memory Register Addressing Mode:** The memory registers (MR), which are located in 16 addresses from \$040 to \$04F, are accessed with the LAMR and XMRA instructions.




Figure 100 RAM Addressing Modes

#### **ROM Addressing Modes and the P Instruction**

The MCU has four ROM addressing modes, as shown in figure 101 and described below.

**Direct Addressing Mode:** A program can branch to any address in the ROM memory space by executing the JMPL, BRL, or CALL instruction. Each of these instructions replaces the 14 program counter bits  $(PC_{13}-PC_0)$  with 14-bit immediate data.

Current Page Addressing Mode: The MCU has 64 pages of ROM with 256 words per page. A program can branch to any address in the current page by executing the BR instruction. This instruction replaces the eight low-order bits of the program counter ( $PC_7$ – $PC_0$ ) with eight-bit immediate data. If the BR instruction is on a page boundary (address 256n + 255), executing that instruction transfers the PC contents to the next physical page, as shown in figure 103. This means that the execution of the BR instruction on a page boundary will make the program branch to the next page.

Note that the HMCS400-series cross assembler has an automatic paging feature for ROM pages.

**Zero-Page Addressing Mode:** A program can branch to the zero-page subroutine area located at \$0000–\$003F by executing the CAL instruction. When the CAL instruction is executed, 6 bits of immediate data are placed in the six low-order bits of the program counter  $(PC_5-PC_0)$ , and 0s are placed in the eight high-order bits  $(PC_{13}-PC_6)$ .

**Table Data Addressing Mode:** A program can branch to an address determined by the contents of four-bit immediate data, the accumulator, and the B register by executing the TBR instruction.

**P Instruction:** ROM data addressed in table data addressing mode can be referenced with the P instruction as shown in figure 102. If bit 8 of the ROM data is 1, eight bits of ROM data are written to the accumulator and the B register. If bit 9 is 1, eight bits of ROM data are written to the R1 and R2 port output registers. If both bits 8 and 9 are 1, ROM data is written to the accumulator and the B register, and also to the R1 and R2 port output registers at the same time.

The P instruction has no effect on the program counter.




Figure 101 ROM Addressing Modes




Figure 102 P Instruction




Figure 103 Branching when the Branch Destination is on a Page Boundary

### Instruction Set

The MCU Series has 101 instructions, classified into the following 10 groups:

- Immediate instructions
- Register-to-register instructions
- RAM addressing instructions
- RAM register instructions
- Arithmetic instructions
- Compare instructions
- RAM bit manipulation instructions
- ROM addressing instructions
- Input/output instructions
- Control instructions

The functions of these instructions are listed in tables 31 to 40, and an opcode map is shown in table 41.

**Table 31** Immediate Instructions

| Operation                               | Mnemonic | Operation Code  | Function Status                           | Words/<br>Cycles |
|---|----------|---|---|------------------|
| Load A from immediate                   | LAI i    | 1 0 0 0 1 1 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub> | $i \to A$                                 | 1/1              |
| Load B from immediate                   | LBI i    | 1 0 0 0 0 0 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub> | $i \to B$                                 | 1/1              |
| Load memory from immediate              | LMID i,d | $\begin{array}{cccccccccccccccccccccccccccccccccccc$                    | $i \to M$                                 | 2/2              |
| Load memory from immediate, increment Y | LMIIY i  | 1 0 1 0 0 1 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub> | $i \rightarrow M, Y + 1 \rightarrow Y NZ$ | 1/1              |

**Table 32** Register-Register Instructions

| Operation         | Mnemonic | C | )pe | era    | atio | n ( | Coc | le |   |                |                |                             | I            | Function                   | Status | Words/<br>Cycles |
|-------------------|----------|---|-----|--------|------|-----|-----|----|---|----------------|----------------|-----------------------------|--------------|----------------------------|--------|------------------|
| Load A from B     | LAB      | ( | )   | 0      | 0    | 1   | 0   | 0  | 1 | 0              | 0              | 0                           |              | $B \to A$                  |        | 1/1              |
| Load B from A     | LBA      | C | )   | 0      | 1    | 1   | 0   | 0  | 1 | 0              | 0              | 0                           |              | $A \rightarrow B$          |        | 1/1              |
| Load A from W     | LAW      | ( |     | 1<br>0 | 0    | 0   | 0   | 0  | 0 | •              | •              | 0<br>0                      | ,            | $W \rightarrow A$          |        | 2/2*             |
| Load A from Y     | LAY      | ( | )   | 0      | 1    | 0   | 1   | 0  | 1 | 1              | 1              | 1                           | ,            | $Y \rightarrow A$          |        | 1/1              |
| Load A from SPX   | LASPX    | ( | )   | 0      | 0    | 1   | 1   | 0  | 1 | 0              | 0              | 0                           | ;            | SPX 	o A                   |        | 1/1              |
| Load A from SPY   | LASPY    | ( | )   | 0      | 0    | 1   | 0   | 1  | 1 | 0              | 0              | 0                           | ;            | $SPY \to A$                |        | 1/1              |
| Load A from MR    | LAMR m   | 1 |     | 0      | 0    | 1   | 1   | 1  | m | <sub>3</sub> m | <sub>2</sub> m | <sub>1</sub> m <sub>0</sub> | <sub>)</sub> | $MR (m) \rightarrow A$     |        | 1/1              |
| Exchange MR and A | XMRA m   | 1 |     | 0      | 1    | 1   | 1   | 1  | m | <sub>3</sub> m | <sub>2</sub> m | <sub>1</sub> m <sub>0</sub> | , l          | $MR (m) \leftrightarrow A$ |        | 1/1              |

Note: The assembler automatically provides an operand for the second word of the LAW instruction.

Table 33 RAM Address Instructions

| Operation                        | Mnemonic | 0 | per    | atic | on C | Cod | le     |                |                |    |                | Function                                       | Status | Words/<br>Cycles |
|----------------------------------|----------|---|--------|------|------|-----|--------|----------------|----------------|----|----------------|--|--------|------------------|
| Load W from immediate            | LWI i    | 0 | 0      | 1    | 1    | 1   | 1      | 0              | 0              | i, | i <sub>o</sub> | $i \rightarrow W$                              |        | 1/1              |
| Load X from immediate            | LXI i    | 1 | 0      | 0    | 0    | 1   | 0      | i <sub>3</sub> | i <sub>2</sub> | i, | i <sub>o</sub> | $i \to X$                                      |        | 1/1              |
| Load Y from immediate            | LYI i    | 1 | 0      | 0    | 0    | 0   | 1      | i <sub>3</sub> | i <sub>2</sub> | i, | i <sub>o</sub> | $i \to Y$                                      |        | 1/1              |
| Load W from A                    | LWA      | 0 | 1<br>0 | 0    | 0    | 0   | 1<br>0 | 0              | 0              | 0  | •              | $A\toW$  |        | 2/2*             |
| Load X from A                    | LXA      | 0 | 0      | 1    | 1    | 1   | 0      | 1              | 0              | 0  | 0              | $A \rightarrow X$                              |        | 1/1              |
| Load Y from A                    | LYA      | 0 | 0      | 1    | 1    | 0   | 1      | 1              | 0              | 0  | 0              | $A \rightarrow Y$                              |        | 1/1              |
| Increment Y                      | IY       | 0 | 0      | 0    | 1    | 0   | 1      | 1              | 1              | 0  | 0              | $Y + 1 \rightarrow Y$                          | NZ     | 1/1              |
| Decrement Y                      | DY       | 0 | 0      | 1    | 1    | 0   | 1      | 1              | 1              | 1  | 1              | $Y - 1 \rightarrow Y$                          | NB     | 1/1              |
| Add A to Y                       | AYY      | 0 | 0      | 0    | 1    | 0   | 1      | 0              | 1              | 0  | 0              | $Y + A \rightarrow Y$                          | OVF    | 1/1              |
| Subtract A from Y                | SYY      | 0 | 0      | 1    | 1    | 0   | 1      | 0              | 1              | 0  | 0              | $Y-A\toY$                                      | NB     | 1/1              |
| Exchange X and SPX               | XSPX     | 0 | 0      | 0    | 0    | 0   | 0      | 0              | 0              | 0  | 1              | $X \leftrightarrow SPX$                        |        | 1/1              |
| Exchange Y and SPY               | XSPY     | 0 | 0      | 0    | 0    | 0   | 0      | 0              | 0              | 1  | 0              | $Y \leftrightarrow SPY$                        |        | 1/1              |
| Exchange X and SPX,<br>Y and SPY | XSPXY    | 0 | 0      | 0    | 0    | 0   | 0      | 0              | 0              | 1  | 1              | $X \leftrightarrow SPX, Y \leftrightarrow SPY$ |        | 1/1              |

Note: The assembler automatically provides an operand for the second word of the LWA instruction.

TO OLICA

**Table 34** RAM Register Instructions

| Operation           | Mnemonic | Ol | per | atio | on C                | Cod | e |   |   |   |   | Function   | Status | Words/<br>Cycles |
|---------------------|----------|----|-----|------|---------------------|-----|---|---|---|---|---|--|--------|------------------|
| Load A from memory  | LAM      | 0  | 0   | 1    | 0                   | 0   | 1 | 0 | 0 | 0 | 0 | $M \rightarrow A$  |        | 1/1              |
|                     | LAMX     | 0  | 0   | 1    | 0                   | 0   | 1 | 0 | 0 | 0 | 1 | $\begin{array}{c} M \to A \\ X \leftrightarrow SPX \end{array}$                                | =      |                  |
|                     | LAMY     | 0  | 0   | 1    | 0                   | 0   | 1 | 0 | 0 | 1 | 0 | $\begin{array}{l} M \to A \\ Y \leftrightarrow SPY \end{array}$                                | _      |                  |
|                     | LAMXY    | 0  | 0   | 1    | 0                   | 0   | 1 | 0 | 0 | 1 | 1 | $\begin{array}{c} M \to A \\ X \leftrightarrow SPX,  Y \leftrightarrow SPY \end{array}$        | _      |                  |
| Load A from memory  | LAMD d   |    |     |      | 0<br>d <sub>6</sub> |     |   |   |   |   |   | $M \rightarrow A$  |        | 2/2              |
| Load B from memory  | LBM      | 0  | 0   | 0    | 1                   | 0   | 0 | 0 | 0 | 0 | 0 | $M \rightarrow B$  |        | 1/1              |
|                     | LBMX     | 0  | 0   | 0    | 1                   | 0   | 0 | 0 | 0 | 0 | 1 | $\begin{array}{c} M \to B \\ X \leftrightarrow SPX \end{array}$                                | _      |                  |
|                     | LBMY     | 0  | 0   | 0    | 1                   | 0   | 0 | 0 | 0 | 1 | 0 | $\begin{array}{l} M \to B \\ Y \leftrightarrow SPY \end{array}$                                | _      |                  |
|                     | LBMXY    | 0  | 0   | 0    | 1                   | 0   | 0 | 0 | 0 | 1 | 1 | $\begin{array}{c} M \to B \\ X \leftrightarrow SPX,  Y \leftrightarrow SPY \end{array}$        | _      |                  |
| Load memory from A  | LMA      | 0  | 0   | 1    | 0                   | 0   | 1 | 0 | 1 | 0 | 0 | $A\toM$  |        | 1/1              |
|                     | LMAX     | 0  | 0   | 1    | 0                   | 0   | 1 | 0 | 1 | 0 | 1 | $\begin{array}{c} A \to M \\ X \leftrightarrow SPX \end{array}$                                | _      |                  |
|                     | LMAY     | 0  | 0   | 1    | 0                   | 0   | 1 | 0 | 1 | 1 | 0 | $\begin{array}{l} A \to M \\ Y \leftrightarrow SPY \end{array}$                                | _      |                  |
|                     | LMAXY    | 0  | 0   | 1    | 0                   | 0   | 1 | 0 | 1 | 1 | 1 | $\begin{array}{c} A \to M \\ X \leftrightarrow SPX,  Y \leftrightarrow SPY \end{array}$        | _      |                  |
| Load memory from A  | LMAD d   |    |     |      | 0<br>d <sub>6</sub> |     |   |   |   |   |   | $A \rightarrow M$  |        | 2/2              |
| Load memory from A, | LMAIY    | 0  | 0   | 0    | 1                   | 0   | 1 | 0 | 0 | 0 | 0 | $A \rightarrow M, Y + 1 \rightarrow Y$   | NZ     | 1/1              |
| increment Y         | LMAIYX   | 0  | 0   | 0    | 1                   | 0   | 1 | 0 | 0 | 0 | 1 | $\begin{array}{c} A \rightarrow M, \ Y + 1 \rightarrow Y \\ X \leftrightarrow SPX \end{array}$ | _      |                  |
| Load memory from A, | LMADY    | 0  | 0   | 1    | 1                   | 0   | 1 | 0 | 0 | 0 | 0 | $A \to M,  Y - 1 \to Y$  | NB     | 1/1              |
| decrement Y         | LMADYX   | 0  | 0   | 1    | 1                   | 0   | 1 | 0 | 0 | 0 | 1 | $\begin{array}{c} A \rightarrow M,  Y - 1 \rightarrow Y \\ X \leftrightarrow SPX \end{array}$  | _      |                  |

Table 34 RAM Register Instructions (cont)

| Operation             | Mnemonic | O | per | atio | on ( | Cod                 | е |   |   |   |   | Function  | Status | Words/<br>Cycles |
|-----------------------|----------|---|-----|------|------|---------------------|---|---|---|---|---|---|--------|------------------|
| Exchange memory       | XMA      | 0 | 0   | 1    | 0    | 0                   | 0 | 0 | 0 | 0 | 0 | $M \leftrightarrow A$   |        | 1/1              |
| and A                 | XMAX     | 0 | 0   | 1    | 0    | 0                   | 0 | 0 | 0 | 0 | 1 | $\begin{array}{c} M \leftrightarrow A \\ X \leftrightarrow SPX \end{array}$                         | _      |                  |
|                       | XMAY     | 0 | 0   | 1    | 0    | 0                   | 0 | 0 | 0 | 1 | 0 | $\begin{array}{c} M \leftrightarrow A \\ Y \leftrightarrow SPY \end{array}$                         | _      |                  |
|                       | XMAXY    | 0 | 0   | 1    | 0    | 0                   | 0 | 0 | 0 | 1 | 1 | $\begin{array}{c} M \leftrightarrow A \\ X \leftrightarrow SPX,  Y \leftrightarrow SPY \end{array}$ | _      |                  |
| Exchange memory and A | XMAD d   |   |     |      |      | 0<br>d <sub>5</sub> |   |   |   |   |   | $M \leftrightarrow A$   |        | 2/2              |
| Exchange memory       | XMB      | 0 | 0   | 1    | 1    | 0                   | 0 | 0 | 0 | 0 | 0 | $M \leftrightarrow B$   |        | 1/1              |
| and B                 | XMBX     | 0 | 0   | 1    | 1    | 0                   | 0 | 0 | 0 | 0 | 1 | $\begin{array}{c} M \leftrightarrow B \\ X \leftrightarrow SPX \end{array}$                         | _      |                  |
|                       | XMBY     | 0 | 0   | 1    | 1    | 0                   | 0 | 0 | 0 | 1 | 0 | $\begin{array}{c} M \leftrightarrow B \\ Y \leftrightarrow SPY \end{array}$                         | _      |                  |
|                       | XMBXY    | 0 | 0   | 1    | 1    | 0                   | 0 | 0 | 0 | 1 | 1 | $\begin{array}{c} M \leftrightarrow B \\ X \leftrightarrow SPX,  Y \leftrightarrow SPY \end{array}$ | _      |                  |
|                       |          |   |     |      |      |                     |   |   |   |   | Ç | CA  |        |                  |

**Table 35** Arithmetic Instructions

| Operation                         | Mnemonic | Operation Code Function Sta                               | Words/<br>tus Cycles |
|-----------------------------------|----------|---|----------------------|
| Add immediate to A                | Al i     | 1 0 1 0 0 0 $i_3$ $i_2$ $i_1$ $i_0$ $A + i \rightarrow A$ | F 1/1                |
| Increment B                       | IB       | $\begin{array}{cccccccccccccccccccccccccccccccccccc$      | 1/1                  |
| Decrement B                       | DB       | $\begin{array}{cccccccccccccccccccccccccccccccccccc$      | 1/1                  |
| Decimal adjust for addition       | DAA      | 0 0 1 0 1 0 0 1 1 0                                       | 1/1                  |
| Decimal adjust for subtraction    | DAS      | 0 0 1 0 1 0 1 0 1 0                                       | 1/1                  |
| Negate A                          | NEGA     | $\begin{array}{cccccccccccccccccccccccccccccccccccc$      | 1/1                  |
| Complement B                      | COMB     | $\begin{array}{cccccccccccccccccccccccccccccccccccc$      | 1/1                  |
| Rotate right A with carry         | ROTR     | 0 0 1 0 1 0 0 0 0 0                                       | 1/1                  |
| Rotate left A with carry          | ROTL     | 0 0 1 0 1 0 0 0 1   | 1/1                  |
| Set carry                         | SEC      | 0 0 1 1 1 0 1 1 1 1 1 → CA                                | 1/1                  |
| Reset carry                       | REC      | 0 0 1 1 1 0 1 1 0 0 0 → CA                                | 1/1                  |
| Test carry                        | TC       | 0 0 0 1 1 0 1 1 1 1 CA                                    | 1/1                  |
| Add A to memory                   | AM       | 0 0 0 0 0 1 0 0 0 M + A → A OV                            | F 1/1                |
| Add A to memory                   | AMD d    | $\begin{array}{cccccccccccccccccccccccccccccccccccc$      | F 2/2                |
| Add A to memory with carry        | AMC      | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$     | F 1/1                |
| Add A to memory with carry        | AMCD d   | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$     | F 2/2                |
| Subtract A from memory with carry | SMC      | $\begin{array}{cccccccccccccccccccccccccccccccccccc$      | 1/1                  |
| Subtract A from memory with carry | SMCD d   | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$     | 2/2                  |
| OR A and B                        | OR       | 0 1 0 1 0 0 0 1 0 0 A∪B→A                                 | 1/1                  |
| AND memory with A                 | ANM      | $\begin{array}{cccccccccccccccccccccccccccccccccccc$      | 1/1                  |
| AND memory with A                 | ANMD d   | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$     | 2/2                  |
| OR memory with A                  | ORM      | $\begin{array}{cccccccccccccccccccccccccccccccccccc$      | 1/1                  |
| OR memory with A                  | ORMD d   | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$     | 2/2                  |
| EOR memory with A                 | EORM     | $\begin{array}{cccccccccccccccccccccccccccccccccccc$      | 1/1                  |
| EOR memory with A                 | EORMD d  | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$     | 2/2                  |

**Table 36** Compare Instructions

| Operation                              | Mnemonic  | Operation Code   | Function   | Status | Words/<br>Cycles |
|--|-----------|--|------------|--------|------------------|
| Immediate not equal to memory          | INEM i    | 0 0 0 0 1 0 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub>  | i ≠ M      | NZ     | 1/1              |
| Immediate not equal to memory          | INEMD i,d | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$  | i ≠ M      | NZ     | 2/2              |
| A not equal to memory                  | ANEM      | 0 0 0 0 0 0 0 1 0 0  | A ≠ M      | NZ     | 1/1              |
| A not equal to memory                  | ANEMD d   | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$  | A ≠ M      | NZ     | 2/2              |
| B not equal to memory                  | BNEM      | 0 0 0 1 0 0 0 1 0 0  | B≠M        | NZ     | 1/1              |
| Y not equal to immediate               | YNEI i    | 0 0 0 1 1 1 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub>  | Y≠i        | NZ     | 1/1              |
| Immediate less than or equal to memory | ILEM i    | 0 0 0 0 1 1 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub>  | i≤M        | NB     | 1/1              |
| Immediate less than or equal to memory | ILEMD i,d | $\begin{array}{cccccccccccccccccccccccccccccccccccc$   | i≤M        | NB     | 2/2              |
| A less than or equal to memory         | ALEM      | 0 0 0 0 0 1 0 1 0 0  | $A \leq M$ | NB     | 1/1              |
| A less than or equal to memory         | ALEMD d   | 0 1 0 0 0 1 0 1 0 0<br>d <sub>s</sub> d <sub>s</sub> d <sub>7</sub> d <sub>6</sub> d <sub>5</sub> d <sub>4</sub> d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub> | A ≤ M      | NB     | 2/2              |
| B less than or equal to memory         | BLEM      | 0 0 1 1 0 0 0 1 0 0  | B≤M        | NB     | 1/1              |
| A less than or equal to immediate      | ALEI i    | 1 0 1 0 1 1 i <sub>3</sub> i <sub>2</sub> i <sub>1</sub> i <sub>0</sub>  | A≤i        | NB     | 1/1              |

**Table 37 RAM Bit Manipulation Instructions** 

|                  |          |   |                       | Words/ |
|------------------|----------|---|-----------------------|--------|
| Operation        | Mnemonic | Operation Code  | Function Status       | Cycles |
| Set memory bit   | SEM n    | 0 0 1 0 0 0 0 1 n <sub>1</sub> n <sub>0</sub>         | $i \rightarrow M (n)$ | 1/1    |
| Set memory bit   | SEMD n,d | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | $i \rightarrow M (n)$ | 2/2    |
| Reset memory bit | REM n    | 0 0 1 0 0 0 1 0 n <sub>1</sub> n <sub>0</sub>         | 0 → M (n)             | 1/1    |
| Reset memory bit | REMD n,d | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | $0 \rightarrow M (n)$ | 2/2    |
| Test memory bit  | TM n     | 0 0 1 0 0 0 1 1 n <sub>1</sub> n <sub>0</sub>         | M (n)                 | 1/1    |
| Test memory bit  | TM n,d   | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | M (n)                 | 2/2    |

**Table 38 ROM Address Instructions** 

| Operation                        | Mnemonic | Operation Code  | Function Status                        | Words/<br>Cycles |
|----------------------------------|----------|---|--|------------------|
| Branch on status 1               | BR b     | 1 1 b <sub>7</sub> b <sub>6</sub> b <sub>5</sub> b <sub>4</sub> b <sub>3</sub> b <sub>2</sub> b <sub>1</sub> b <sub>0</sub> | 1                                      | 1/1              |
| Long branch on status 1          | BRL u    | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$   | 1                                      | 2/2              |
| Long jump unconditionally        | JMPL u   | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$   |  | 2/2              |
| Subroutine jump on status 1      | CAL a    | 0 1 1 1 a <sub>5</sub> a <sub>4</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub>                           | 1                                      | 1/2              |
| Long subroutine jump on status 1 | CALL u   | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$   | 1                                      | 2/2              |
| Table branch                     | TBR p    | 0 0 1 0 1 1 p <sub>3</sub> p <sub>2</sub> p <sub>1</sub> p <sub>0</sub>   | 1                                      | 1/1              |
| Return from subroutine           | RTN      | 0 0 0 0 0 1 0 0 0 0   |  | 1/3              |
| Return from interrupt            | RTNI     | 0 0 0 0 0 1 0 0 0 1   | $1 \rightarrow IE$ , ST carry restored | 1/1              |

**Table 39** Input/Output Instructions

|                                 |          |   |     | •    |      |     |   |   |                         |        | Words/ |
|---------------------------------|----------|---|-----|------|------|-----|---|---|-------------------------|--------|--------|
| Operation                       | Mnemonic | 0 | per | atic | on ( | Cod | e | ,   | Function                | Status | Cycles |
| Set discrete I/O latch          | SED      | 0 | 0   | 1    | 1    | 1   | 0 | 0 1 0 0   | $1 \rightarrow D(Y)$    |        | 1/1    |
| Set discrete I/O latch direct   | SEDD m   | 1 | 0   | 1    | 1    | 1   | 0 | m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>5</sub> | 1 → D (m)               |        | 1/1    |
| Reset discrete I/O latch        | RED      | 0 | 0   | 0    | 1    | 1   | 0 | 0 1 0 0   | 0 → D (Y)               |        | 1/1    |
| Reset discrete I/O latch direct | REDD m   | 1 | 0   | 0    | 1    | 1   | 0 | m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>3</sub> | 0 → D (m)               |        | 1/1    |
| Test discrete I/O latch         | TD       | 0 | 0   | 1    | 1    | 1   | 0 | 0 0 0 0   | (()                     | D (Y)  | 1/1    |
| Test discrete I/O latch direct  | TDD m    | 1 | 0   | 1    | 0    | 1   | 0 | m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub> |                         | D (m)  | 1/1    |
| Load A from R-port register     | LAR m    | 1 | 0   | 0    | 1    | 0   | 1 | m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>9</sub> | $R (m) \rightarrow A$   |        | 1/1    |
| Load B from R-port register     | LBR m    | 1 | 0   | 0    | 1    | 0   | 0 | m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub> | $R\;(m)\toB$            |        | 1/1    |
| Load R-port register from A     | LRA m    | 1 | 0   | 1    | 1    | 0   | 1 | m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub> | $A \rightarrow R (m)$   |        | 1/1    |
| Load R-port register<br>from B  | LRB m    | 1 | 0   | 1    | 1    | 0   | 0 | m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub> | $B \rightarrow R \ (m)$ |        | 1/1    |
| Pattern generation              | Рр       | 0 | 1   | 1    | 0    | 1   | 1 | p <sub>3</sub> p <sub>2</sub> p <sub>1</sub> p <sub>0</sub> |                         |        | 1/2    |

Table 40 Control Instructions

| Operation                | Mnemonic | ( | Οp | er | atio | n | Со | de | е |   |   |   |   | Function | Status | Words/<br>Cycles |
|--------------------------|----------|---|----|----|------|---|----|----|---|---|---|---|---|----------|--------|------------------|
| No operation             | NOP      | ( | )  | 0  | 0    | 0 | 0  | )  | 0 | 0 | 0 | 0 | 0 | )        |        | 1/1              |
| Start serial             | STS      | ( | )  | 1  | 0    | 1 | C  | )  | 0 | 1 | 0 | 0 | 0 | )        |        | 1/1              |
| Standby mode/watch mode* | SBY      | ( | )  | 1  | 0    | 1 | C  | )  | 0 | 1 | 1 | 0 | 0 | )        |        | 1/1              |
| Stop mode/watch mode     | STOP     | ( | )  | 1  | 0    | 1 | C  | )  | 0 | 1 | 1 | 0 | 1 |          |        | 1/1              |

Note: Only after a transition from subactive mode.



# Table 41 Opcode Map

|    | R8     |      |                    |        |       |                |                  |          |            | 0     |                              |       |     |       |    |                   |       |
|----|--------|------|--------------------|--------|-------|----------------|------------------|----------|------------|-------|------------------------------|-------|-----|-------|----|-------------------|-------|
| R9 | H/     | 0    | 1                  | 2      | 3     | 4              | 5                | 6        | 7          | 8     | 9                            | Α     | В   | С     | D  | Е                 | F     |
|    | 0      | NOP  | XSPX               | XSPY   | XSPXY | ANEM           |                  |          |            | AM    |                              |       |     | ORM   |    |                   |       |
|    | 1      | RTN  | RTNI               |        |       | ALEM           |                  |          |            | AMC   |                              |       |     | EORM  |    |                   |       |
|    | 2      |      |                    |        |       |                |                  |          | INEM       | i(4)  |                              |       |     |       |    |                   |       |
|    | 3      |      |                    |        |       |                |                  |          | ILEM       | i(4)  |                              |       |     |       |    |                   |       |
|    | 4      |      | LBM                | (XY)   |       | BNEM           |                  |          |            | LAB   |                              |       |     | IB    |    |                   |       |
|    | 5      | LMA  | IY(X)              |        |       | AYY            |                  |          |            | LASPY |                              |       |     | IY    |    |                   |       |
|    | 6      | NEGA |                    |        |       | RED            |                  |          |            | LASPX |                              |       |     |       |    |                   | TC    |
| 0  | 7      |      |                    |        |       |                |                  |          | YNEI       | i(4)  |                              |       |     | I     |    |                   |       |
|    | 8      |      | XMA                |        |       |                | SEM              |          |            |       | REM                          | n(2)  |     |       | TM | n(2)              |       |
|    | 9      | DOTE | LAM                | (XY)   |       |                | LMA              |          |            | SMC   |                              | D.4.0 |     | ANM   |    |                   |       |
|    | A      | ROTR | ROTL               | 4      |       |                |                  | DAA      | TBR        | n(4)  |                              | DAS   |     |       |    |                   | LAY   |
|    | ВС     |      | XME                | (/VV)  |       | BLEM           |                  |          | IDK        | LBA   |                              |       |     |       |    |                   | DB    |
|    | D      | ΙΜΔΙ | DY(X)              | )(X1)  |       | SYY            |                  |          |            | LYA   |                              |       |     |       |    |                   | DY    |
|    | E      | TD   |                    |        |       | SED            |                  |          |            | LXA   |                              |       |     | REC   |    |                   | SEC   |
|    | F      | 1.0  | LWI                | i(2)   |       | OLD            |                  |          |            |       |                              |       |     | 1,120 |    |                   | J OEO |
|    | 0      |      |                    |        |       |                |                  | $\wedge$ | LBI        | i(4)  |                              |       |     |       |    |                   |       |
|    | 1      |      |                    |        |       |                |                  |          | LYI        |       |                              |       |     |       |    |                   |       |
|    | 2      |      |                    |        |       |                |                  | 1        | LXI        |       |                              |       |     |       |    |                   |       |
|    | 3      |      |                    |        |       |                |                  |          | LAI        | i(4)  | <b>N</b> A                   |       |     |       |    |                   |       |
|    | 4      |      |                    |        |       |                |                  |          | LBR        | m(4)  | У,                           |       |     |       |    |                   |       |
|    | 5      |      |                    |        |       |                |                  |          | LAR        | m(4)  |                              | _     |     |       |    |                   |       |
|    | 6      |      |                    |        |       |                |                  |          | REDD       | m(4)  | Y                            |       |     |       |    |                   |       |
| 1  | 7      |      |                    |        |       |                |                  |          | LAMR       | m(4)  |                              |       | 145 |       |    |                   |       |
|    | 8      |      |                    |        |       |                |                  |          | Al         |       |                              |       |     |       |    |                   |       |
|    | 9      |      |                    |        |       |                |                  |          | LMIIY      |       |                              |       |     |       |    |                   |       |
|    | Α      |      |                    |        |       |                |                  |          | TDD        |       |                              |       |     |       |    |                   |       |
|    | В      |      |                    |        |       |                |                  |          | ALEI       |       |                              |       |     |       |    |                   |       |
|    | С      |      |                    |        |       |                |                  |          | LRB<br>LRA |       |                              |       |     |       |    |                   |       |
|    | D      |      |                    |        |       |                |                  |          | SEDD       |       |                              |       |     |       |    |                   |       |
|    | E<br>F |      |                    |        |       |                |                  |          | XMRA       |       |                              |       |     |       |    |                   |       |
|    | Ι-     |      |                    |        |       |                |                  |          | 73711377   | (¬)   |                              |       |     |       |    |                   |       |
|    |        |      | ord/2-cy<br>uction | ycle [ |       | 1-wo<br>instru | rd/3-c<br>uction | ycle     |            | inst  | M dired<br>ruction<br>vord/2 | 1     |     |       |    | ord/2-<br>ruction | -     |

 Table 41
 Opcode Map (cont)

|    | R8     |      |                      |     |       |                |      |          | 1      |        |      |       |       |      |                   |   |
|----|--------|------|----------------------|-----|-------|----------------|------|----------|--------|--------|------|-------|-------|------|-------------------|---|
| R9 | · ·    | 0    | 1 2                  | 2 3 | 4     | 5              | 6    | 7        | 8      | 9      | Α    | В     | С     | D    | Е                 | F |
|    | 0      | LAW  |                      |     | ANEMD | <u> </u>       |      |          | AMD    |        |      |       | ORMD  |      |                   |   |
|    | 1      | LWA  |                      |     | ALEMD |                |      |          | AMCD   |        |      |       | EORMD |      |                   |   |
|    | 2      |      |                      |     |       |                |      | INEMI    | ) i(4) |        |      |       |       |      |                   |   |
|    | 3      |      |                      |     |       |                |      | ILEM     | ) i(4) |        |      |       |       |      |                   |   |
|    | 4      | СОМВ |                      |     | OR    |                |      |          | STS    |        |      |       | SBY   | STOP |                   |   |
|    | 5      |      |                      |     |       |                |      | JMPL     | p(4)   |        |      |       |       |      |                   |   |
|    | 6      |      |                      |     |       |                |      | CALL     | p(4)   |        |      |       |       |      |                   |   |
| 0  | 7      |      |                      |     |       |                |      | BRL      | p(4)   |        |      |       |       |      |                   |   |
|    | 8      | XMAD |                      |     |       | SEMD           | n(2) |          |        | REMI   | n(2) |       |       | TMD  | n(2)              |   |
|    | 9      | LAMD |                      |     | LMAD  |                |      |          | SMCD   |        |      |       | ANMD  |      |                   |   |
|    | Α      |      |                      |     |       |                |      | LMID     | i(4)   |        |      |       |       |      |                   |   |
|    | В      |      |                      |     |       |                |      | Pι       | 0(4)   |        |      |       |       |      |                   |   |
|    | С      |      |                      |     |       |                |      |          |        |        |      |       |       |      |                   |   |
|    | D      |      |                      |     |       |                |      | CAL      | a(6)   |        |      |       |       |      |                   |   |
|    | Е      |      |                      |     | •     |                |      |          | ( )    |        |      |       |       |      |                   |   |
|    | F      |      |                      |     |       |                | _    | <u> </u> |        |        |      |       |       |      |                   |   |
|    | 0      |      |                      |     |       | •              |      |          |        |        |      |       |       |      |                   |   |
|    | 1      |      |                      |     |       |                |      |          |        |        |      |       |       |      |                   |   |
|    | 2      |      |                      |     |       |                |      | •        |        |        |      |       |       |      |                   |   |
|    | 3      |      |                      |     |       |                |      |          |        | 1      |      | X     |       |      |                   |   |
|    | 4      |      |                      |     |       |                |      |          |        |        |      |       |       |      |                   |   |
|    | 5      |      |                      |     |       |                |      |          | •      |        |      |       |       |      |                   |   |
|    | 6      |      |                      |     |       |                |      |          |        | 4      |      |       |       |      |                   |   |
| 1  | 7      |      |                      |     |       |                |      | BR       | b(8)   |        |      | X     |       |      |                   |   |
|    | 8      |      |                      |     |       |                |      |          |        |        |      |       |       |      |                   |   |
|    | 9      |      |                      |     |       |                |      |          |        |        |      |       |       |      |                   |   |
|    | A<br>B |      |                      |     |       |                |      |          |        |        |      |       |       |      |                   |   |
|    | С      |      |                      |     |       |                |      |          |        |        |      |       |       |      |                   |   |
|    | D      |      |                      |     |       |                |      |          |        |        |      |       |       |      |                   |   |
|    | E      |      |                      |     |       |                |      |          |        |        |      |       |       |      |                   |   |
|    | F      |      |                      |     |       |                |      |          |        |        |      |       |       |      |                   |   |
|    |        |      |                      |     |       |                |      |          |        |        |      |       |       |      |                   |   |
|    |        |      | rd/2-cycle<br>uction | e   |       | rd/3-cyouction | cle  |          | inst   | ructio |      | lress |       |      | ord/2-<br>ructior |   |

# **Absolute Maximum Ratings**

| Item                               | Symbol          | Value                   | Unit | Notes |
|------------------------------------|-----------------|-------------------------|------|-------|
| Power supply voltage               | V <sub>cc</sub> | -0.3 to +7.0            | V    |       |
| Programming voltage                | V <sub>PP</sub> | -0.3 to +14.0           | V    | 1     |
| Pin voltage                        | V <sub>T</sub>  | $-0.3$ to $V_{cc}$ +0.3 | V    |       |
| Allowable input current (total)    | $\Sigma l_{_0}$ | 100                     | mA   | 2     |
| Allowable output current (total)   | $-\Sigma I_0$   | 50                      | mA   | 3     |
| Allowable input current (per pin)  | I <sub>o</sub>  | 4                       | mA   | 4,5   |
|                                    |                 | 30                      | mA   | 4,6   |
| Allowable output current (per pin) | -I <sub>0</sub> | 4                       | mA   | 7,8   |
|                                    |                 | 20                      | mA   | 7,9   |
| Operating temperature              | Topr            | -20 to +75              | °C   | 10    |
| Storage temperature                | Tstg            | -55 to +125             | °C   | 11    |

Notes: Permanent damage may occur if these maximum ratings are exceeded. Normal operation must be under the conditions stated in the electrical characteristics tables. If these conditions are exceeded, the LSI may malfunction or its reliability may be affected.

- 1. Applies to the HD4074889, HD4074899, and HD4074869 TEST ( $V_{pp}$ ) pin.
- 2. The allowable input current (total) is the sum of all currents flowing from I/O pins to ground at the same time.
- 3. The allowable output current (total) is the sum of all currents flowing from V<sub>cc</sub> to I/O pins.
- 4. The allowable input current (per pin) is the maximum current allowed to flow from any one I/O pin to ground.
- 5. Applies to pins D<sub>0</sub> to D<sub>3</sub> and R0 to R8.
- 6. Applies to pins D<sub>4</sub> to D<sub>44</sub>.
- The allowable output current (per pin) is the maximum current allowed to flow from V<sub>cc</sub> to any one I/O pin.
- 8. Applies to pins D<sub>4</sub> to D<sub>11</sub> and R0 to R8.
- 9. Applies to pins D<sub>o</sub> to D<sub>o</sub>.
- 10. The operating temperature indicates the temperature range in which power can be supplied to the LSI (voltage Vcc shown in the electrical characteristics tables can be applied).
- 11. In the case of chips, the storage specification differs from that of the package products. Please consult your Renesas Technology sales representative for details.

# **Electrical Characteristics**

DC Characteristics (HD404888, HD4048812, HD404889, HD404898, HD4048912, HD404899, HD404874, HD404878, HD404864, HD404868:  $V_{cc}$ =1.8V to 5.5V, GND=0V,  $T_a$ =-20°C to +75°C; HCD404889, HCD404899, HCD404878:  $V_{cc}$ =1.8V to 5.5V, GND=0V,  $T_a$ =+75°C; HD4074889, HD4074869:  $V_{cc}$ =2.0V to 5.5V, GND=0V,  $T_a$ =-20°C to +75°C, unless otherwise specified)

| Item                                     | Symb              | ool Pins  | min.                 | typ. | max.                 | Unit | Test conditions  | Notes |
|--|-------------------|---|----------------------|------|----------------------|------|--|-------|
| Input high voltage                       | V <sub>IH</sub>   | RESET, SCK, SI, INT,, WU, to WU,, EVNB, EVND  | 0.90V <sub>cc</sub>  | _    | V <sub>cc</sub> +0.3 | V    |  |       |
|  |                   | OSC,  | V <sub>cc</sub> -0.3 | _    | V <sub>cc</sub> +0.3 | V    | External clock operation                                   |       |
| Input low voltage                        | V <sub>IL</sub>   | RESET, SCK, SI, INT <sub>0</sub> ,INT <sub>1</sub> , WU <sub>0</sub> to WU <sub>3</sub> , EVNB, EVND  | -0.3                 | _    | 0.10V <sub>cc</sub>  | V    |  |       |
|  |                   | OSC <sub>1</sub>  | -0.3                 | _    | 0.3                  | V    | External clock operation                                   |       |
| Output high voltage                      | V <sub>OH</sub>   | SCK,SO, BUZZ, TOB,<br>TOC   | V <sub>cc</sub> -0.5 | _    | _                    | V    | -I <sub>он</sub> =0.3mA                                    |       |
| Output low voltage                       | V <sub>OL</sub>   | SCK,SO, BUZZ, TOB,<br>TOC   | 5                    | _    | 0.4                  | V    | I <sub>OL</sub> =0.4mA                                     |       |
| I/O leakage<br>current                   | I <sub>IL</sub>   | RESET, SCK, SI, INT, INT, WU, to WU, EVNB, EVND, OSC, TOB, TOC, SO, BUZZ  | 6                    |      | 1                    | μA   | $V_{in}$ =0V to $V_{cc}$                                   | 1     |
| Active mode                              | I <sub>CC1</sub>  | V <sub>cc</sub>   | _                    | 3.0  | 5.0                  | mΑ   | V <sub>cc</sub> =5V, f <sub>osc</sub> =4MHz                | 2     |
| current<br>dissipation                   | I <sub>CC2</sub>  | _   | _                    | 0.4  | 1.0                  | mA   | $V_{cc}$ =3V,<br>$f_{osc}$ =800kHz                         | 2     |
| Standby mode current                     | I <sub>SBY1</sub> | V <sub>cc</sub>   | _                    | 1.0  | 2.0                  | mA   | $V_{cc}$ =5V, $f_{osc}$ =4MHz, LCD on                      | 3     |
| dissipation                              | I <sub>SBY2</sub> | _   | _                    | 0.3  | 0.6                  | mA   | $V_{cc}$ =3V,<br>$f_{osc}$ =800kHz LCD<br>on               | 3     |
| Subactive<br>mode current<br>dissipation | SUB               | V <sub>c</sub><br>(HD404888, HD4048812,<br>HD404889, HCD404889,<br>HD404898, HD4048912,<br>HD404899, HCD404899,<br>HD404874, HD404878,<br>HCD404878, HD404864,<br>HD404868) | -                    | 35   | 60                   | μΑ   | V <sub>cc</sub> = 3V, LCD on,<br>32 kHz oscillator<br>used | 4,5   |
|  | _,                | V <sub>cc</sub> (HD4074889,<br>HD4074899, HD4074869)  | _                    | 70   | 120                  | μΑ   |  | 4,5   |

| Item                           | Symb              | ool Pins        | min. | typ. | max. | Unit | Test Conditions  | Notes |
|--------------------------------|-------------------|-----------------|------|------|------|------|--|-------|
| Watch mode current dissipation | I <sub>wtc1</sub> | V <sub>cc</sub> | _    | 15   | 30   | μΑ   | V <sub>cc</sub> = 3 V, LCD on,<br>32 kHz oscillator used | 4,5   |
|                                | I <sub>WTC2</sub> | V <sub>cc</sub> | _    | 5    | 8    | μΑ   | $V_{cc}$ = 3 V, LCD off, 32 kHz oscillator used          | 5     |
| Stop mode current dissipation  | STOP              | V <sub>cc</sub> | _    | _    | 5    | μA   | V <sub>cc</sub> = 3 V, no 32 kHz<br>oscillator           | 5     |
| Stop mode retention voltage    | $V_{\text{STOP}}$ | V <sub>cc</sub> | 1.5  |      | _    | V    | no 32 kHz oscillator                                     | 6     |

Notes: 1. Excludes output buffer current.

2. Power supply current when the MCU is in the reset state and there are no I/O currents.

| Test Conditions | MCU State • |   | Reset state            |
|-----------------|-------------|---|------------------------|
|                 | Pin States  | • | RESET, TEST: At ground |

3. Power supply current when the on-chip timers are operating and there are no I/O currents.

|                 |            |   | )  |
|-----------------|------------|---|--|
| Test Conditions | MCU State  | • | I/O: Same as reset state                         |
|                 |            | • | Standby mode                                     |
|                 |            | • | $f_{\rm cyc} = f_{\rm OSC}/4$                    |
|                 | Pin States | • | RESET: At V <sub>cc</sub>                        |
|                 |            | • | TEST: At ground                                  |
|                 |            | • | $D_0$ to $D_{11}$ , $R_0$ to $R_8$ : At $V_{cc}$ |

- 4. Applies when the LCD power supply dividing resistor is connected.
- 5. Power supply current when there are no I/O currents.

| Test Conditions Pin States | RESET: At V <sub>cc</sub>                          |
|----------------------------|--|
|                            | TEST: At ground                                    |
|                            | • $D_0$ to $D_{11}$ , $R_0$ to $R_8$ : At $V_{cc}$ |

6. Voltage needed to retain RAM data.

I/O Characteristics for Standard Pins (HD404888, HD4048812, HD404889, HD404898, HD4048912, HD404899, HD404874, HD404878, HD404864, HD404868:  $V_{\rm cc}$ =1.8V to 5.5V, GND=0V,  $T_{\rm a}$ =-20°C to +75°C; HCD404889, HCD404899, HCD404878:  $V_{\rm cc}$ =1.8V to 5.5V, GND=0V,  $T_{\rm a}$ =+75°C; HD4074889, HD4074869:  $V_{\rm cc}$ =2.0V to 5.5V, GND=0V,  $T_{\rm a}$ =-20°C to +75°C, unless otherwise specified)

| Item                | Symbol           | Pins     | min.                 | typ. | max.                 | Unit | Test conditions                          | Notes |
|---------------------|------------------|----------|----------------------|------|----------------------|------|--|-------|
| Input high voltage  | V <sub>IH</sub>  | R0 to R8 | 0.7V <sub>cc</sub>   | _    | V <sub>cc</sub> +0.3 | V    |  | 1     |
|                     |                  | R0 to R7 | _                    |      |                      |      |  | 2     |
| Input low voltage   | V <sub>IL</sub>  | R0 to R8 | -0.3                 | _    | 0.3V <sub>cc</sub>   | V    |  | 1     |
|                     |                  | R0 to R7 | _                    |      |                      |      |  | 2     |
| Output high voltage | V <sub>OH</sub>  | R0 to R8 | V <sub>cc</sub> -0.5 | _    | _                    | V    | -I <sub>OH</sub> =0.3mA                  | 1     |
|                     |                  | R0 to R7 | _                    |      |                      |      |  | 2     |
| Output low voltage  | V <sub>oL</sub>  | R0 to R8 | _                    | _    | 0.4                  | V    | I <sub>oL</sub> =0.4mA                   | 1     |
|                     |                  | R0 to R7 | _                    |      |                      |      |  | 2     |
| I/O leakage current |                  | R0 to R8 | _                    | _    | 1                    | μΑ   | V <sub>IN</sub> =0V to V <sub>CC</sub>   | 1, 3  |
|                     |                  | R0 to R7 | _                    |      |                      |      |  | 2, 3  |
| MOS pull-up current | -I <sub>PU</sub> | R0 to R8 | 10                   | 50   | 150                  | μΑ   | V <sub>cc</sub> =3V, V <sub>IN</sub> =0V | 1     |
|                     |                  | R0 to R7 |                      |      |                      |      |  | 2     |

OLCX.

Notes: 1. Applies to the HD404889, HD404899, and HD404878 Series.

- 2. Applies to the HD404868 Series.
- 3. Excludes the current flowing in the output buffer.

I/O Characteristics for High-Current Pins (HD404888, HD4048812, HD404889, HD404898, HD4048912, HD404899, HD404874, HD404878, HD404864, HD404868:  $V_{cc}$ =1.8V to 5.5V, GND=0V,  $T_a$ =-20°C to +75°C; HCD404889, HCD404899, HCD404878:  $V_{cc}$ =1.8V to 5.5V, GND=0V,  $T_a$ =-75°C; HD4074889, HD4074899, HD4074869:  $V_{cc}$ =2.0V to 5.5V, GND=0V,  $T_a$ =-20°C to +75°C, unless otherwise specified)

| Item                | Symbol           | Pins                              | min.                 | typ. | max.                 | Unit | Test conditions                           | Notes |
|---------------------|------------------|-----------------------------------|----------------------|------|----------------------|------|---|-------|
| Input high voltage  | V <sub>IH</sub>  | D <sub>0</sub> to D <sub>11</sub> | 0.7V <sub>cc</sub>   | _    | V <sub>cc</sub> +0.3 | V    |   | 1     |
|                     |                  | D <sub>o</sub> to D <sub>9</sub>  | _                    |      |                      |      |   | 2     |
| Input low voltage   | V <sub>IL</sub>  | D <sub>0</sub> to D <sub>11</sub> | -0.3                 | _    | 0.3V <sub>cc</sub>   | V    |   | 1     |
|                     |                  | D <sub>o</sub> to D <sub>9</sub>  | _                    |      |                      |      |   | 2     |
| Output high voltage | V <sub>OH</sub>  | D <sub>4</sub> to D <sub>11</sub> | V <sub>cc</sub> -0.5 | _    | _                    | V    | -I <sub>OH</sub> =0.3mA                   | 1     |
|                     |                  | D <sub>4</sub> to D <sub>9</sub>  | _                    |      |                      |      |   | 2     |
|                     |                  | D <sub>o</sub> to D <sub>3</sub>  | V <sub>cc</sub> -2.0 | _    | _                    | V    | $-I_{OH}$ =10mA,<br>$V_{CC}$ =4.5 to 5.5V |       |
| Output low voltage  | V <sub>oL</sub>  | D <sub>0</sub> to D <sub>3</sub>  | _                    | _    | 0.4                  | V    | I <sub>oL</sub> =0.4mA                    |       |
|                     | •                | D <sub>4</sub> to D <sub>11</sub> | _                    | _    | 2.0                  | V    | I <sub>oL</sub> =15mA                     | 1     |
|                     |                  | D <sub>4</sub> to D <sub>9</sub>  | _                    |      |                      |      | $V_{cc}$ =4.5V to 5.5V                    | 2     |
| I/O leakage current |                  | D <sub>0</sub> to D <sub>11</sub> |                      | _    | 1                    | μΑ   | $V_{IN} = 0V \text{ to } V_{CC}$          | 1, 3  |
|                     |                  | D <sub>o</sub> to D <sub>9</sub>  |                      |      |                      |      |   | 2, 3  |
| MOS pull-up current | -I <sub>PU</sub> | D <sub>0</sub> to D <sub>11</sub> | 10                   | 50   | 150                  | μΑ   | V <sub>cc</sub> =3V, V <sub>IN</sub> =0V  | 1     |
|                     |                  | D <sub>o</sub> to D <sub>9</sub>  |                      |      |                      |      |   | 2     |

CA

Notes: 1. Applies to the HD404889, HD404899, and HD404878 Series.

- 2. Applies to the HD404868 Series.
- 3. Excludes the current flowing in the output buffer.

LCD Circuit Characteristics (HD404888, HD4048812, HD404889, HD404898, HD4048912, HD404899, HD404874, HD404878, HD404864, HD404868:  $V_{\rm cc}$ =1.8V to 5.5V, GND=0V,  $T_{\rm a}$ = -20°C to +75°C; HCD404889, HCD404899, HCD404878:  $V_{\rm cc}$ =1.8V to 5.5V, GND=0V,  $T_{\rm a}$ =+75°C; HD4074889, HD4074869:  $V_{\rm cc}$ =2.0V to 5.5V, GND=0V,  $T_{\rm a}$ =-20°C to +75°C, unless otherwise specified)

| Item                                 | Symbol           | Pins             | min. | typ. | max.            | Unit | Test conditions                                     | Notes |
|--------------------------------------|------------------|------------------|------|------|-----------------|------|---|-------|
| Segment driver voltage drop          | V <sub>DS</sub>  | SEG1 to<br>SEG32 | _    | _    | 0.6             | V    | I <sub>d</sub> =3 μA<br>V <sub>1</sub> =2.7 to 5.5V | 1, 2  |
|                                      |                  | SEG1 to<br>SEG24 |      |      |                 |      |   | 1, 3  |
| Common driver voltage drop           | V <sub>DC</sub>  | COM1 to<br>COM4  | _    | _    | 0.3             | V    | I <sub>d</sub> =3 μA<br>V <sub>1</sub> =2.7 to 5.5V | 1     |
| LCD power supply dividing resistance | R <sub>w</sub>   | <u> </u>         | 50   | 300  | 900             | ΚΩ   | V <sub>1</sub> -GND                                 |       |
| LCD voltage                          | V <sub>ICD</sub> | V <sub>1</sub>   | 2.2  | _    | V <sub>cc</sub> | V    |   | 4, 5  |

Notes: 1. The voltage drop from power supply pins V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, and GND to each segment pin or each common pin.

- 2. Applies to the HD404889, HD404899, and HD404878 Series.
- 3. Applies to the HD404868 Series.
- 4. In the HD404889, HD404899, and HD404878 Series, when  $V_{LCD}$  is supplied by the internal power supply,  $V_0$  and  $V_1$  should be shorted. When  $V_{LCD}$  is supplied by an external power supply, the relationship  $V_{CC} \ge V_{LCD} \ge 2.2$  V should be maintained. In this case, the  $V_0$  pin should be fixed at  $V_{CC}$ .
- 5. In the HD404868 Series, when V  $_{\text{LCD}}$  is supplied by an external power supply, the relationship V  $_{\text{CC}} \geq V_{\text{LCD}} \geq 2.2$  V should be maintained.

### HD404889/HD404899/HD404878/HD404868 Series

A/D Converter Characteristics (HD404888, HD4048812, HD404889:  $V_{cc}$ =1.8V to 5.5V, GND=0V,  $T_a$ =-20°C to +75°C; HCD404889:  $V_{cc}$ =1.8V to 5.5V, GND=0V,  $T_a$ =+75°C; HD4074889:  $V_{cc}$ =2.0V to 5.5V, GND=0V,  $T_c$ =-20°C to +75°C, unless otherwise specified)

| Item                                       | Symbol          | Pins                               | min.                 | typ.            | max.                 | Unit             | Test conditions                           | Notes |
|--|-----------------|------------------------------------|----------------------|-----------------|----------------------|------------------|---|-------|
| Analog power supply voltage                | $AV_{cc}$       | $AV_cc$                            | V <sub>cc</sub> -0.3 | V <sub>cc</sub> | V <sub>cc</sub> +0.3 | V                |   | 1     |
| Analog input voltage                       | $AV_{in}$       | AN <sub>o</sub> to AN <sub>5</sub> | AV <sub>ss</sub>     | _               | AV <sub>cc</sub>     | V                |   |       |
| AV <sub>cc</sub> -AV <sub>ss</sub> current | I <sub>AD</sub> |                                    | _                    | _               | 500                  | μA               | V <sub>cc</sub> =AV <sub>cc</sub> =5.0V   |       |
| Analog input capacitance                   | $CA_{in}$       | AN <sub>o</sub> to AN <sub>s</sub> | _                    | 15              | _                    | pF               |   |       |
| Resolution                                 |                 |                                    | _                    | 8               | _                    | bit              |   |       |
| Number of inputs                           |                 |                                    | 0                    | _               | 6                    | channel          |   |       |
| Absolute accuracy                          |                 | <u> </u>                           | _                    | _               | ±2.0                 | LSB              | $V_{cc}$ =AV <sub>cc</sub> =2.7V to 5.5   | V     |
| _  |                 |                                    | _                    | _               | ±3.0                 | LSB              | $V_{cc} = AV_{cc} = 1.8V \text{ to } 2.7$ | V 2   |
| Conversion time                            |                 |                                    | 65                   | _               | 125                  | t <sub>cyc</sub> |   |       |
| Input impedance                            |                 | AN <sub>o</sub> to AN <sub>5</sub> | 1                    | _               | _                    | МΩ               |   |       |

Notes: 1. Connect to the  $V_{cc}$  pin when the A/D converter is not used. The AV $_{cc}$  setting ranges are 1.8 V $\leq$ AV $_{cc}$  $\leq$ 5.5V (HD404888, HD4048812, HD404889, HCD404889) and 2.0V $\leq$ AV $_{cc}$  $\leq$ 5.5V (HD4074889)

OOLCX.

2. The conversion time is 125tcyc.

(HD404898, HD4048912, HD404899:  $V_{cc}$ =1.8V to 5.5V, GND=0V,  $T_a$ =-20°C to +75°C; HCD404899:  $V_{cc}$ =1.8V to 5.5V, GND=0V,  $T_a$ =+75°C; HD4074899:  $V_{cc}$ =2.0V to 5.5V, GND=0V,  $T_a$ =-20°C to +75°C, unless otherwise specified)

| Item                                       | Symbol          | Pins                               | min.                 | typ.     | max.                 | Unit             | Test conditions  | Notes |
|--|-----------------|------------------------------------|----------------------|----------|----------------------|------------------|--|-------|
| Analog power supply voltage                | $AV_{cc}$       | $AV_cc$                            | V <sub>cc</sub> -0.3 | $V_{cc}$ | V <sub>cc</sub> +0.3 | V                |  | 1     |
| Analog input voltage                       | $AV_{in}$       | AN <sub>0</sub> to AN <sub>5</sub> | $AV_{\mathtt{SS}}$   | _        | AV <sub>cc</sub>     | V                |  |       |
| AV <sub>cc</sub> -AV <sub>ss</sub> current | I <sub>AD</sub> |                                    | _                    | _        | 500                  | μΑ               | V <sub>cc</sub> =AV <sub>cc</sub> =5.0V                  |       |
| Analog input capacitance                   | $CA_{in}$       | AN <sub>o</sub> to AN <sub>s</sub> | _                    | 15       | _                    | pF               |  |       |
| Resolution                                 |                 |                                    | _                    | 10       | _                    | bit              |  |       |
| Number of inputs                           |                 |                                    | 0                    | _        | 6                    | channel          |  |       |
| Conversion time                            |                 |                                    | 125                  | _        | _                    | t <sub>cyc</sub> | $V_{cc} = AV_{cc} = 1.8 \text{ V to}$<br>less than 2.0 V | 2     |
|  |                 |                                    | 65                   | _        | 125                  | t <sub>cyc</sub> | $V_{cc}$ =A $V_{cc}$ =2.0 V to 5.5V                      |       |
| Absolute accuracy                          |                 |                                    | <del>-</del>         | _        | ±4.0                 | LSB              |  |       |
| Input impedance                            |                 | AN <sub>o</sub> to AN <sub>5</sub> | 1                    | _        | _                    | ΜΩ               |  |       |

Notes: 1. Connect to the  $V_{cc}$  pin when the A/D converter is not used. The AV $_{cc}$  setting ranges are 1.8 V $\leq$ AV $_{cc}$  $\leq$ 5.5V (HD404898, HD4048912, HD404899, HCD404899) and 2.0V $\leq$ AV $_{cc}$  $\leq$ 5.5V (HD4074899)

2. Applies to HD404898, HD4048912, HD404899, and HCD404899.

(HD404864, HD404868:  $V_{cc}$ =1.8V to 5.5V, GND=0V,  $T_a$ =-20°C to +75°C; HD4074869:  $V_{cc}$  =2.0V to 5.5V, GND=0V,  $T_a$ =-20°C to +75°C)

| Item                     | Symbol           | Pins                               | min. | typ. | max.            | Unit Test conditions Notes                              |
|--------------------------|------------------|------------------------------------|------|------|-----------------|---|
| Analog input voltage     | $AV_{in}$        | AN <sub>o</sub> to AN <sub>3</sub> | GND  | _    | V <sub>cc</sub> | V   |
| Analog input capacitance | CA <sub>in</sub> | AN <sub>o</sub> to AN <sub>3</sub> | _    | 15   | _               | pF  |
| Resolution               |                  |                                    | _    | 10   | _               | bit   |
| Number of inputs         |                  |                                    | 0    | _    | 4               | channel   |
| Absolute accuracy        |                  |                                    | _    | _    | ±4.0            | LSB   |
| Conversion time          |                  |                                    | 125  | _    | _               | $t_{\rm cyc}$ $V_{\rm cc}$ = 1.8 V to less 1 than 2.0 V |
|                          |                  |                                    | 65   | _    | 125             | $t_{cyc}$ $V_{cc}$ = 2.0 V to 5.5V                      |
| Input impedance          |                  | AN <sub>0</sub> to AN <sub>3</sub> | 1    | _    | _               | ΜΩ  |

Note: 1. Applies to HD404864 and HD404868.

AC Characteristics (HD404888, HD4048812, HD404889, HD404898, HD4048912, HD404899, HD404874, HD404878, HD404864, HD404868:  $V_{cc}$ =1.8V to 5.5V, GND=0V,  $T_a$ =-20°C to +75°C; HCD404889, HCD404899, HCD404878:  $V_{cc}$ =1.8V to 5.5V, GND=0V,  $T_a$ =+75°C; HD4074889, HD4074869:  $V_{cc}$ =2.0V to 5.5V, GND=0V,  $T_a$ =-20°C to +75°C, unless otherwise specified)

| Item   | Symbol              | Pins   | min.     | typ.     | max. | Unit                                  | Test conditions                       | Notes |
|--|---------------------|--|----------|----------|------|---------------------------------------|---------------------------------------|-------|
| Clock oscillation  | f <sub>osc</sub>    | OSC <sub>1</sub> , OSC <sub>2</sub>  | 0.4      | _        | 4.5  | MHz                                   | Division by 4                         | 1     |
| frequency  |                     | X1,X2  | _        | 32.768   | _    | kHz                                   |                                       |       |
| Instruction cycle time   | t <sub>cyc</sub>    |  | 0.89     | _        | 10   | μs                                    | Division by 4                         |       |
|  | t <sub>subcyc</sub> |  | _        | 244.14   | _    | μs                                    | 32 kHz oscillator used, division by 8 |       |
|  |                     |  | _        | 122.07   |      | μs                                    | 32 kHz oscillator used, division by 4 |       |
| Oscillation settling time(external clock and ceramic oscillator)   | t <sub>RC</sub>     | OSC <sub>1</sub> , OSC <sub>2</sub>  | _        | _        | 7.5  | ms                                    |                                       | 2     |
| Oscillation settling   | t <sub>RC</sub>     | OSC <sub>1</sub> , OSC <sub>2</sub>  | _        | _        | 30   | ms                                    | V <sub>cc</sub> =2.0 to 5.5V          | 2     |
| time(crystal oscillator)   |                     | X1,X2  | _        | _        | 2    | S                                     | T <sub>a</sub> =-10 to +60°C          | 2     |
| External clock high-<br>level width  | t <sub>CPH</sub>    | OSC,   | 105      | _        | _    | ns                                    | f <sub>osc</sub> =4MHZ                | 3     |
| External clock low-<br>level width   | t <sub>CPL</sub>    | OSC,   | 105      | _        | _    | ns                                    | f <sub>osc</sub> =4MHZ                | 3     |
| External clock rise time   | t <sub>CPr</sub>    | OSC,   |          | <b>—</b> | 20   | ns                                    | f <sub>osc</sub> =4MHZ                | 3     |
| External clock fall time   | t <sub>CPf</sub>    | OSC,   | <b>T</b> | A        | 20   | ns                                    | f <sub>osc</sub> =4MHZ                | 3     |
| $\overline{\text{INT}}_{\scriptscriptstyle{0}}$ to INT,,<br>EVNB,EVND, $\overline{\text{WU}}_{\scriptscriptstyle{0}}$ to $\overline{\text{WU}}_{\scriptscriptstyle{3}}$ high-level width | t <sub>IH</sub>     | $\overline{\text{INT}}_0$ to $\overline{\text{INT}}_1$ , $\overline{\text{EVNB,EVND, }\overline{\text{WU}}_0}$ to $\overline{\text{WU}}_3$       | 2        |          | 7    | t <sub>cyc</sub> /t <sub>subcyc</sub> |                                       | 4     |
| $\overline{\text{INT}}_{_0}$ to INT,,<br>EVNB,EVND, $\overline{\text{WU}}_{_0}$ to $\overline{\text{WU}}_{_3}$ low-level width   | t <sub>IL</sub>     | $\overline{\text{INT}}_0$ to INT,,<br>$\overline{\text{EVNB}}$ , $\overline{\text{EVND}}$ , $\overline{\text{WU}}_0$ to $\overline{\text{WU}}_3$ | 2        | _        | 4    | t <sub>cyc</sub> /t <sub>subcyc</sub> |                                       | 4     |
| RESET low-level width  | t <sub>RSTL</sub>   | RESET  | 2        | _        | _    | t <sub>cyc</sub>                      | -                                     | 5     |
| RESET rise time  | t <sub>RSTr</sub>   | RESET  | _        | _        | 20   | ms                                    |                                       | 5     |
| Input capacitance  | C <sub>in</sub>     | All input pins except TEST   | -        | _        | 15   | pF                                    | f=1MHz,V <sub>in</sub> =0V            |       |
|  |                     | TEST (HD404888, HD4048812, HD404889, HCD404889, HD404899, HD404898, HD4048912, HCD404899, HD404874, HD404878, HCD404878, HD404864, HD404868)     | _        | _        | 15   | pF                                    |                                       |       |
|  |                     | TEST<br>(HD4074889,<br>HD4074899,<br>HD4074869)  | _        | _        | 40   | pF                                    |                                       |       |

#### HD404889/HD404899/HD404878/HD404868 Series

Notes: 1. When the subsystem oscillator (32.768 kHz crystal oscillation) is used, use within the range 0.4 MHz≤f<sub>osc</sub>≤1.0 MHz or 1.6 MHz≤f<sub>osc</sub>≤4.5 MHz. The SSR1 bit of the system clock select register (SSR) should be set to 0 and 1, respectively.

- 2. The oscillation settling time is defined as follows:
  - (1) The time required for the oscillation to settle after V<sub>cc</sub> has reached min. at power-on.
  - (2) The time required for the oscillation to settle after RESET input has gone low when stop mode is cleared.

To ensure enough time for the oscillation to settle at power-on hold the  $\overline{\text{RESET}}$  input low for at least time  $t_{\text{RC}}$ . The oscillation settling time will depend on the circuit constants and stray capacitance. The resonator should be determined in consultation with the resonator manufacturer. With regard to the system clock  $(OSC_1, OSC_2)$ , bits MIS1 and MIS0 in the miscellaneous register (MIS) should be set according to the oscillation settling time of the resonator used.

- 3. See figure 104.
- 4. See figure 105.
- 5. See figure 106.

Serial Interface Timing Characteristics (HD404888, HD4048812, HD404889, HD404898, HD4048912, HD404899, HD404874, HD404878, HD404864, HD404868:  $V_{cc}$ =1.8V to 5.5V, GND=0V,  $T_a$ =-20°C to +75°C;, HCD404889, HCD404899, HCD404878:  $V_{cc}$ =1.8V to 5.5V, GND=0V,  $T_a$ =+75°C; HD4074889, HD4074869:  $V_{cc}$ =2.0V to 5.5V, GND=0V,  $T_a$ =-20°C to +75°C, unless otherwise specified)

| Item                          | Symbol             | Pins | min. | typ. | max. | Unit              | Test conditions        | Notes |
|-------------------------------|--------------------|------|------|------|------|-------------------|------------------------|-------|
| Serial clock cycle time       | t <sub>scyc</sub>  | SCK  | 1    |      | _    | t <sub>cyc</sub>  | See load in figure 108 | 1     |
| Serial clock high-level width | t <sub>sckh</sub>  | SCK  | 0.4  |      |      | t <sub>Scyc</sub> | See load in figure 108 | 1     |
| Serial clock low-level width  | t <sub>sckl</sub>  | SCK  | 0.4  | _    | 70   | t <sub>Scyc</sub> | See load in figure 108 | 1     |
| Serial clock rise time        | t <sub>sc Kr</sub> | SCK  | _    | _    | 100  | ns                | See load in figure 108 | 1     |
| Serial clock fall time        | t <sub>sckf</sub>  | SCK  | _    | _    | 100  | ns                | See load in figure 108 | 1     |
| Serial output data delay time | t <sub>DSO</sub>   | SO   | _    | _    | 300  | ns                | See load in figure 108 | 1     |
| Serial input data setup time  | t <sub>ssi</sub>   | SI   | 200  | _    | _    | ns                |                        | 1     |
| Serial input data hold time   | t <sub>HSI</sub>   | SI   | 200  | _    | _    | ns                |                        | 1     |

## **During Serial Clock Input**

| Item                          | Symbol             | Pins | min. | typ. | max. | Unit              | Test conditions        | Notes |
|-------------------------------|--------------------|------|------|------|------|-------------------|------------------------|-------|
| Serial clock cycle time       | t <sub>scyc</sub>  | SCK  | 1    | _    | _    | t <sub>cyc</sub>  |                        | 1     |
| Serial clock high-level width | t <sub>sckh</sub>  | SCK  | 0.4  | _    | _    | t <sub>Scyc</sub> |                        | 1     |
| Serial clock low-level width  | t <sub>sckl</sub>  | SCK  | 0.4  | _    | _    | t <sub>Scyc</sub> |                        | 1     |
| Serial clock rise time        | t <sub>SC Kr</sub> | SCK  | _    | _    | 100  | ns                |                        | 1     |
| Serial clock fall time        | t <sub>sckf</sub>  | SCK  | _    |      | 100  | ns                |                        | 1     |
| Serial output data delay time | t <sub>DSO</sub>   | SO   | _    | _    | 300  | ns                | See load in figure 108 | 1     |
| Serial input data setup time  | t <sub>ssi</sub>   | SI   | 200  | _    | _    | ns                |                        | 1     |
| Serial input data hold time   | t <sub>HSI</sub>   | SI   | 200  | _    | _    | ns                |                        | 1     |

Note: 1. See figure 107.




Figure 104 External Clock Input Waveform




Figure 105 Interrupt Timing




Figure 106 Reset Timing




Figure 107 Serial Interface Timing







Figure 108 Timing Load Circuit




# **Package Dimensions**










## **Note on ROM Ordering**

Please note the following when ordering HD404888, HD4048812, HD404898 or HD4048912 ROM.


When ordering ROM, please fill the "Not used" areas below with all-1 data, to give the same amount of data as for the 16-kwords version (HD404889, HD404899). The program that converts ROM data to mask drawing data is the same as that used for the 16-kwords version, and therefore the same amount of data is necessary. This applies both to orders using EPROM and orders using data transmission.



## **Note on ROM Ordering**

Please note the following when ordering HD404874 or HD404864 ROM.

When ordering ROM, please fill the "Not used" areas below with all-1 data, to give the same amount of data as for the 8-kwords version (HD404878, HD404868). The program that converts ROM data to mask drawing data is the same as that used for the 8-kwords version, and therefore the same amount of data is necessary. This applies both to orders using EPROM and orders using data transmission.



# Option List HD404888, HD4048812, HD404889, HCD404889

| Please check off the appropri | ate application | s and enter the ne | cessary infor | mation. |
|-------------------------------|-----------------|--------------------|---------------|---------|
| Date of order                 | Year            | Month              | Day           | <u></u> |

| Date of order              | Year         | Month | Day |  |
|----------------------------|--------------|-------|-----|--|
| Customer                   |              |       |     |  |
| Department                 |              |       |     |  |
| Name                       |              |       |     |  |
| ROM code name              |              |       |     |  |
| LSI number (Renesas Techno | ology entry) |       |     |  |

#### 1. ROM Size

| □ HD404888  | 8 kwords  |
|-------------|-----------|
| ☐ HD4048812 | 12 kwords |
| □ HD404889  | 16 kwords |
| ☐ HCD404889 | 16 kwords |

### 2. Function Options

| * 🗖 | 32 kHz CPU operation, realtime clock time base       |
|-----|--|
| * 🗖 | No 32 kHz CPU operation, realtime clock time base    |
|     | No 32 kHz CPU operation, no realtime clock time base |

Note: When an asterisked item is selected, "crystal resonator" is necessary for subsystem oscillator (X1 X2).

### 3. ROM Code Data Organization

For a microcomputer with EPROM mounted (including a ZTAT<sup>TM</sup> microcomputer), specify the combined upper/lower type.

- □ Combined lower/upper type
- Both the lower 5 data bits (L) and the upper 5 data bits (U) are written to a single EPROM in the order LULULU...
- Separate lower/upper type
- The lower 5 data bits (L) and upper 5 data bits (U) are written to separate EPROMs respectively.

### 4. System Oscillator (OSC1-OSC2)

| Ceramic oscillator | f = | MHz |
|--------------------|-----|-----|
| Crystal oscillator | f = | MHz |
| External clock     | f = | MHz |

# HD404889/HD404899/HD404878/HD404868 Series Subsystem Oscillator (X1 X2) 6. Stop Mode 7. Package $\Box$ Not used Yes (used) FP-80A ☐ TFP-80C Crystal resonator f = 32.768 kHzNo (not used) □ Chip The specifications of shipped chips differ from those of the package product. Please contact our sales staff for details. Option List HD404898, HD4048912, HD404899, HCD404899 Please check off the appropriate applications and enter the necessary information. Date of order Year Month Dav Customer Department Name ROM code name LSI number (Renesas Technology entry) 1. ROM Size □ HD404898 8 kwords □ HD4048912 12 kwords □ HD404899 16 kwords ☐ HCD404899 16 kwords 2. Function Options $\Box$ 32 kHz CPU operation, realtime clock time base No 32 kHz CPU operation, realtime clock time base No 32 kHz CPU operation, no realtime clock time base Note: When an asterisked item is selected, "crystal resonator" is necessary for subsystem oscillator (X1 3. ROM Code Data Organization For a microcomputer with EPROM mounted (including a ZTATTM microcomputer), specify the combined upper/lower type. Combined lower/upper type Both the lower 5 data bits (L) and the upper 5 data bits (U) are written to a single EPROM in the order LULULU... Separate lower/upper type The lower 5 data bits (L) and upper 5 data bits (U) are written to separate EPROMs respectively.

| HD404889/HD404899/HD404878/HD404868 Series  |                           |                         |                          |  |  |  |
|---|---------------------------|-------------------------|--------------------------|--|--|--|
| 4. System Oscillator (OSC1-OSC2)  |                           |                         |                          |  |  |  |
| ☐ Ceramic oscillator  | f = MHz                   |                         |                          |  |  |  |
| ☐ Crystal oscillator  | f = MHz                   |                         |                          |  |  |  |
| ☐ External clock  | f = MHz                   |                         |                          |  |  |  |
|   |                           |                         |                          |  |  |  |
| 5. Subsystem Oscillator (X1 X2)   | 6. Stop                   | Mode 7.                 | Package                  |  |  |  |
| □ Not used —  |                           | (used)                  |                          |  |  |  |
| ☐ Crystal resonator f = 32.768 kHz  | <del></del>               | not used)               |                          |  |  |  |
|   |                           |                         | Chip                     |  |  |  |
| Note: The specifications of shipped   | chips differ from thos    | se of the package prod  | luct. Please contact our |  |  |  |
| sales staff for details.  | •                         | 1 5 1                   |                          |  |  |  |
|   |                           |                         |                          |  |  |  |
|   |                           |                         |                          |  |  |  |
| Option List HD404874, HD  | 404878, HCD404            | 1878                    |                          |  |  |  |
| Please check off the appropriate applicat   | ions and enter the neces  | ssary information.      |                          |  |  |  |
| Date of order Year  | Month                     | Day                     |                          |  |  |  |
| Customer  |                           |                         |                          |  |  |  |
| Department  | <del>\</del>              |                         |                          |  |  |  |
| Name  | $\sim$                    |                         |                          |  |  |  |
| ROM code name   |                           | )                       |                          |  |  |  |
| LSI number (Renesas Technology entry)   |                           |                         |                          |  |  |  |
|   | •                         |                         |                          |  |  |  |
| 1. ROM Size   |                           |                         |                          |  |  |  |
| ☐ HD404874 4 kwords   |                           | · ()                    |                          |  |  |  |
| 1. ROM Size  □ HD404874   |                           |                         |                          |  |  |  |
| ☐ HCD404878 8 kwords  |                           |                         |                          |  |  |  |
|   |                           | •                       |                          |  |  |  |
| 2. Function Options   |                           | _                       |                          |  |  |  |
| *   32 kHz CPU operation, realtime  |                           |                         |                          |  |  |  |
| No 32 kHz CPU operation, realting   |                           |                         |                          |  |  |  |
| □ No 32 kHz CPU operation, no realtime clock time base  |                           |                         |                          |  |  |  |
| Note: When an asterisked item is selected, "crystal resonator" is necessary for subsystem oscillator (X1 X2).           |                           |                         |                          |  |  |  |
| 3. ROM Code Data Organization   |                           |                         |                          |  |  |  |
| For a microcomputer with EPROM mounted (including a ZTAT <sup>TM</sup> microcomputer), specify the combined upper/lower |                           |                         |                          |  |  |  |
| type.   |                           |                         |                          |  |  |  |
| □ Combined lower/upper type   |                           |                         |                          |  |  |  |
| • Both the lower 5 data bits (L) and the upper 5 data bits (U) are written to a single EPROM in the order LULULU        |                           |                         |                          |  |  |  |
| ☐ Separate lower/upper type   |                           |                         |                          |  |  |  |
| The lower 5 data bits (L) and upper 5   | data bits (U) are writter | 1 to separate EPROMs re | espectively.             |  |  |  |
|   |                           |                         |                          |  |  |  |

| HD404889/HD404899/HD404878/HD404868 Series   |                          |                                      |                               |  |  |  |  |
|--|--------------------------|--------------------------------------|-------------------------------|--|--|--|--|
| 4. System Oscillator (OSC1-OSC2)   |                          |                                      |                               |  |  |  |  |
| ☐ Ceramic oscillator   | f = MHz                  |                                      |                               |  |  |  |  |
| ☐ Crystal oscillator   | f = MHz                  |                                      |                               |  |  |  |  |
| □ External clock   | f = MHz                  |                                      |                               |  |  |  |  |
|  |                          |                                      |                               |  |  |  |  |
| 5. Subsystem Oscillator (X1 X2)  | 6. Stop                  | Mode 7.                              | Package                       |  |  |  |  |
| □ Not used —   |                          | (used)                               | FP-80A                        |  |  |  |  |
| ☐ Crystal resonator f = 32.768 kHz   | □ No                     | (not used)                           | TFP-80C                       |  |  |  |  |
|  |                          |                                      | Chip                          |  |  |  |  |
| Note: The specifications of shipped of   | chips differ from tho    | se of the package prod               | uct. Please contact our       |  |  |  |  |
| sales staff for details.   |                          |                                      |                               |  |  |  |  |
|  |                          |                                      |                               |  |  |  |  |
|  |                          |                                      |                               |  |  |  |  |
| Option List HD404864, HD4  | 04868                    |                                      |                               |  |  |  |  |
| Please check off the appropriate application   | one and enter the nace   | seary information                    |                               |  |  |  |  |
| Date of order Year   | Month                    | Day                                  |                               |  |  |  |  |
| Customer   | Workin                   |                                      |                               |  |  |  |  |
| Department   | <del>\</del> \           |                                      |                               |  |  |  |  |
| Name   | ~                        |                                      |                               |  |  |  |  |
| ROM code name  |                          | •                                    |                               |  |  |  |  |
| LSI number (Renesas Technology entry)  |                          |                                      |                               |  |  |  |  |
|  |                          |                                      |                               |  |  |  |  |
| 1. ROM Size  |                          | Q'LC                                 |                               |  |  |  |  |
| ☐ HD404864 4 kwords  |                          | 10                                   |                               |  |  |  |  |
| ☐ HD404868 8 kwords  |                          | 70                                   |                               |  |  |  |  |
|  |                          | ()                                   | <b>T</b>                      |  |  |  |  |
| 2. Function Options  |                          | •                                    |                               |  |  |  |  |
| * 32 kHz CPU operation, realtime cl  |                          |                                      |                               |  |  |  |  |
| *  No 32 kHz CPU operation, realtiments  |                          |                                      |                               |  |  |  |  |
| □ No 32 kHz CPU operation, no realtime clock time base   |                          |                                      |                               |  |  |  |  |
| Note: When an asterisked item is selected, "crystal resonator" is necessary for subsystem oscillator (X1 X2).  |                          |                                      |                               |  |  |  |  |
| 7.2).  |                          |                                      |                               |  |  |  |  |
| 3. ROM Code Data Organization  |                          |                                      |                               |  |  |  |  |
| For a microcomputer with EPROM mount type.   | ted (including a ZTA'    | Γ <sup>TM</sup> microcomputer), spec | cify the combined upper/lower |  |  |  |  |
| ☐ Combined lower/upper type  |                          |                                      |                               |  |  |  |  |
| Both the lower 5 data bits (L) and the upper 5 data bits (U) are written to a single EPROM in the order LULULU |                          |                                      |                               |  |  |  |  |
| Separate lower/upper type  |                          |                                      |                               |  |  |  |  |
| • The lower 5 data bits (L) and upper 5 data   | data bits (U) are writte | n to separate EPROMs re              | spectively.                   |  |  |  |  |
|  |                          |                                      |                               |  |  |  |  |

### HD404889/HD404899/HD404878/HD404868 Series

| 4. | System Oscillator (OSC1-OSC2) |     |     |
|----|-------------------------------|-----|-----|
|    | Ceramic oscillator            | f = | MHz |
|    | Crystal oscillator            | f = | MHz |
|    | External clock                | f = | MH7 |

| ☐ External clock       |                | f = | MHz             |            |
|------------------------|----------------|-----|-----------------|------------|
|                        |                |     |                 |            |
| 5. Subsystem Oscillato | or (X1 X2)     |     | 6. Stop Mode    | 7. Package |
| ☐ Not used             | _              |     | ☐ Yes (used)    | □ FP-64A   |
| ☐ Crystal resonator    | f = 32.768 kHz |     | ☐ No (not used) | □ DP-64S   |
|                        |                |     |                 |            |





Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

### Notes regarding these materials

- Notes regarding insecting insections and insecting in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property injusts, or any other rights, belonging to Renesas Technology Corporation or a third party.

  2. Renesas Technology Corporation assumes no responsibility for any damage, or infingement of any third-party's rights, originating in the use of any product data, diagrams, charts,
- Refresas Technology Corporation assumes no responsibility for any darriage, or intringentent or any timic party's rights, originating in the use of any product data, diagrams, criaris, programs, algorithms, or circuit application examples contained in these materials, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed

The information described here may contain technical inaccuracies or typographical errors.

- Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

  Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page
- (http://www.renesas.com).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage,
- as a total system before making a final decision on the applicability of the information contained herein.

  5. Renessa Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renessa Technology Corporation or an authorized Renessa Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

  6. The prior written approved of Renessas Technology Corporation is necessary to reprint or reproduct oir whole or in part these materials.

  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a counter whether than the annowed destination.
- imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein



http://www.renesas.com

Copyright © 2003. Renesas Technology Corporation, All rights reserved. Printed in Japan. Colophon 0.0