ANALOG Low Duty Cycle, 600 mA, 3 MHz, Synchronous Step-Down DC-to-DC Converter

Data Sheet **[ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf)**

FEATURES

Input voltage range: 2.7 V to 5.5 V 600 mA maximum load current 95% efficiency Low duty cycle operation Only 3 tiny external ceramic components 3 MHz typical operating frequency Fixed output voltage of 1.2 V or 1.375 V Adjustable output voltage up to 3.3 V 0.01 µA shutdown supply current Automatic power save mode Internal synchronous rectifier Internal soft start Internal compensation Enable/shutdown logic input Undervoltage lockout Current limit protection Thermal shutdown Small 8-lead, 3 mm × 3 mm LFCSP

APPLICATIONS

USB powered devices WLAN and gateways Point of loads Processor core power from 5 V Digital cameras PDAs and palmtop computers Portable media players, GPS

GENERAL DESCRIPTION

The [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) is a synchronous step-down dc-to-dc converter that converts a 2.7 V to 5.5 V unregulated input voltage to a lower regulated output voltage with up to 95% efficiency and 1% accuracy. The low duty cycle capability of th[e ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) is ideal for USB applications or 5 V systems that power up submicron subvolt processor cores. Its 3 MHz typical operating frequency and excellent transient response allow the use of small, low cost 1 μ H inductors and 2.2 µF ceramic capacitors. At medium-to-high load currents, it uses a current mode, pseudofixed frequency pulsewidth modulation to extend battery life. To ensure the longest battery life in portable applications, th[e ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) has a power save mode (PSM) that reduces the switching frequency under light load conditions to significantly reduce quiescent current.

TYPICAL APPLICATION CIRCUIT

Figure 1.

The [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) is available in both fixed and adjustable output voltage options with a 600 mA maximum output current. The fixed output voltage options are 1.2 V and 1.375 V. The adjustable output voltage options are available from 1.5 V to 3.3 V. Th[e ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) requires only three external components and consumes 0.01 µA in shutdown mode.

The [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) is available in an 8-lead LFCSP and is specified for the −40°C to +85°C temperature range.

Figure 2. Efficiency vs. Load Current at $V_{OUT} = 1.375 V$

Rev. C [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADP2102.pdf&product=ADP2102&rev=C)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

[Soft Start .. 15](#page-14-0) [Enable... 15](#page-14-1) [Undervoltage Lockout ... 15](#page-14-2) [Thermal Shutdown .. 15](#page-14-3) [Applications Information .. 16](#page-15-0) [Inductor Selection .. 16](#page-15-1) [Input Capacitor Selection .. 16](#page-15-2) [Output Capacitor Selection... 16](#page-15-3) [Typical Application Circuits ... 17](#page-16-0) [Setting the Output Voltage .. 19](#page-18-0) [Efficiency Considerations ... 19](#page-18-1) [Thermal Considerations .. 20](#page-19-0) [Design Example .. 20](#page-19-1) [Circuit Board Layout Recommendations 22](#page-21-0) [Recommended Layout ... 22](#page-21-1) [Outline Dimensions ... 24](#page-23-0) [Ordering Guide .. 24](#page-23-1)

REVISION HISTORY

7/2016—Rev. B to Rev. C

9/2007—Rev. A to Rev. B

6/2007—Revision 0: Initial Version

SPECIFICATIONS

VIN = 3.6 V, EN = VIN, MODE = VIN, TA = 25°C, unless otherwise noted. **Bold values** indicate −40°C ≤ TA ≤ +85°C.¹

' All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC).
² The input voltage (V_{IN}) range over which the rest of the specifications are valid. The device ope

ABSOLUTE MAXIMUM RATINGS

Table 2.

¹ Th[e ADP2102 c](http://www.analog.com/ADP2102?doc=ADP2102.pdf)an be damaged when junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that TJ is within the specified temperature limits. In applications where high power dissipation and poor thermal resistance are present, the maximum ambient temperature may have to be derated. In applications with moderate power dissipation and low PCB thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction temperature (T_J) of the device is dependent on the ambient temperature (T_A) , the power dissipation of the device (PD), and the junction-to-ambient thermal resistance of the package (θ_{JA}) . Maximum junction temperature (T_J) is calculated from the ambient temperature (T_A) and power dissipation (PD) using the formula $T_J = T_A + (\theta_{JA} \times PD)$. Unless otherwise specified, all other voltages are referenced to AGND.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Junction-to-ambient thermal resistance (θ_{JA}) of the package is based on modeling and calculation using a 4-layer board. The junction-to-ambient thermal resistance is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, attention to thermal board design is required. The value of θ_{JA} may vary, depending on PCB material, layout, and environmental conditions. Specified value of θ_{JA} is based on a 4-layer, 4 in \times 3 in, 2 1/2 oz copper board, as per JEDEC standards. For more information, see th[e AN-772](http://www.analog.com/AN-772?doc=adp2102.pdf) [Application Note,](http://www.analog.com/AN-772?doc=adp2102.pdf) A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP).

Table 3. Thermal Resistance

BOUNDARY CONDITION

Natural convection, 4-layer board, exposed pad soldered to PCB.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

06631-003 **NOTES 1. CONNECT THE EXPOSED PAD TO THE GROUND PLANE.**

Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 3.6 V, L = 2.2 μ H, C_{IN} = 2.2 μ F, C_{OUT} = 4.7 μ F, unless otherwise noted.

Figure 6. Efficiency vs. Load Current ($V_{OUT} = 1.8 V$)

Data Sheet **ADP2102**

EFFICIENCY (%)

100 TA = 25°C CFF = 6.8pF 95 $V_{IN} = 4.5V$ **EFFICIENCY (%)** $V_{IN} = 5.0V$ ┯ **90** $V_{\text{IN}} = 5.5V$ **85 MODE = PSM 80** 06631-050 **1 10 100 1000 LOAD CURRENT (mA)**

Figure 10. Efficiency vs. Load Current ($V_{OUT} = 3.3 V$)

Figure 15. Output Voltage vs. Temperature ($V_{OUT} = 1.2 V$)

06631-045

06631-053

Figure 21. Feedback Voltage vs. Temperature

Data Sheet **ADP2102**

4.5 $T_A = 25^\circ C$ **4.0** SWITCHING FREQUENCY (MHz) **SWITCHING FREQUENCY (MHz) 1.25V 1.2V 3.5 1V 0.8V 3.0 2.5 1.375V 1.5V 1.8V 2.0 1.875V** $1.5\frac{1}{0}$ 06631-051 **0 100 200 300 400 500 600 LOAD CURRENT (mA)**

Figure 25. Switch On Resistance vs. Temperature

Figure 27. PSM Mode Entry—Exit Operation (10 mA to 50 mA to 10 mA)

Figure 28. PSM Mode Operation at Light Loads (75 mA)

Figure 29. CCM Mode Operation at Medium/Heavy Loads (0.3 A)

Figure 31. Typical PSM Threshold vs. Input Voltage

Figure 33. Load Transient Response ($V_{OUT} = 1.5 V$)

THEORY OF OPERATION

The [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) is a high frequency, synchronous step-down, dc-to-dc converter optimized for battery-powered, portable applications. It is based on constant on-time current-mode control architecture with voltage feed forward to null frequency variation with line voltage, creating a pseudofixed frequency.

This type of control allows generation of very low output voltages at a higher switching frequency and offers a very fast load and line transient response with minimal external component count and size. The [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) provides features such as undervoltage lockout, thermal shutdown, and short-circuit protection.

The [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) uses valley current-mode control, which helps to prevent minimum on-time limitations at very low output voltages. This allows high frequency operation, resulting in low filter inductor and capacitor values.

CONTROL SCHEME

The [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) high-side power switch on time is determined by a one-shot timer whose pulse width is directly proportional to the output voltage and inversely proportional to the input or line voltage. Another one-shot timer sets a minimum off time to allow for inductor valley current sensing.

The constant on-time, one-shot timer is triggered at the rising edge of EN and, subsequently, when the low-side power switch current is below the valley current limit threshold and the minimum off-time one-shot timer has timed out.

While the constant on time is asserted, the high-side power switch is turned on. This causes the inductor current to ramp positively. After the constant on time has completed, the highside power switch turns off and the low-side power switch turns on. This causes the inductor current to ramp negatively until the sensed current flowing in this switch has reached valley current limit. At this point, the low-side power switch turns off and a new cycle begins with the high-side switch turning on, provided that the minimum off-time one shot has timed out.

CONSTANT ON-TIME TIMER

The constant on-time timer sets the high-side switch on time. This fast, low jitter, adjustable one shot varies the on time in response to input voltage for a given output voltage. The highside switch on time is inversely proportional to the input voltage and directly proportional to the output voltage.

$$
t_{\rm ON} = K(V_{\rm OUT}/V_{\rm IN})\tag{1}
$$

The duty cycle for a buck converter operating in continuous conduction mode (CCM) is given by $D = V_{\text{OUT}}/V_{\text{IN}}$ and, by definition, $D = t_{ON}/(t_{ON} + t_{OFF})$. Therefore, equating the duty cycle terms of $V_{\text{OUT}}/V_{\text{IN}}$ and $t_{\text{ON}}/(t_{\text{ON}} + t_{\text{OFF}})$ gives

$$
t_{\rm ON} = V_{\rm OUT}/(V_{\rm IN} \times f_{\rm SW})
$$
 (2)

Equating Equation 1 and Equation 2 gives

$$
f_{SW} = 1/K \tag{3}
$$

where K is an internally set on-time scale factor constant resulting in a constant switching frequency.

As shown in Equation 1, the steady state switching frequency is theoretically independent of both the input and output voltages to a first order. This means the loop switches at a nearly constant frequency until a load step occurs.

When a load step occurs, the constant on-time control loop responds by modulating the off time up or down to quickly return to regulation. This momentary frequency variation results in a faster load transient response than a fixed frequency current-mode control loop of similar bandwidth with a similar external filter inductor and capacitor. This is an advantage of a constant on-time control scheme.

Resistive voltage losses in the high-side and low-side power switches, package parasitics, inductor DCR, and board parasitic resistance cause the loop to compensate by reducing the off time and, therefore, increase the switching frequency with increasing load current.

A minimum off-time constraint is introduced to allow inductor valley current sensing on the synchronous switch.

FORCED CONTINUOUS CONDUCTION MODE

When the MODE pin is high, the [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) operates in forced continuous conduction mode (CCM). In this mode, irrespective of the load current, the inductor current stays continuous, and CCM is the preferred mode of operation for low noise applications. During this mode, the switching frequency stays close to 3 MHz typical. In this mode, efficiency is lower at light loads, compared to the power save mode, but the output voltage ripple is minimized.

POWER SAVE MODE

When the MODE pin is low, the [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) operates in power save mode (PSM). In this mode, at light load currents, the device automatically goes into reduced frequency operation where some pulses are skipped to increase efficiency while remaining in regulation. At light loads, a zero-crossing comparator truncates the low-side switch on time when the inductor current becomes negative. In this condition, the device works in discontinuous conduction mode (DCM). The threshold between CCM and DCM is approximately

$$
I_{LOAD} \text{ (skip)} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times V_{IN} \times f_{SW}} \tag{4}
$$

There is a first-order dependency of this threshold on the internally set on-time scale factor indicated in Equation 3. For higher load currents, the inductor current does not cross zero threshold. The device switches to the continuous conduction mode, and the frequency is fixed to the nominal value.

As a result of this auto mode control technique, losses are minimized at light loads, improving system efficiency.

The PSM reverse current comparator controls the entry and exit into forced continuous conduction mode. Some minor jitter is normal during transition from DCM to CCM with loads at approximately 100 mA typical, and it has no adverse impact on regulation.

SYNCHRONOUS RECTIFICATION

In addition to the P-channel MOSFET switch, the [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) includes an integrated N-channel MOSFET synchronous rectifier. The synchronous rectifier improves efficiency, especially at low output voltages, and reduces cost and board space by eliminating the need for an external rectifier.

CURRENT LIMIT

The current limit circuit employs a valley current sensing scheme. Current limit detection occurs during the off time through sensing of the voltage drop across the on resistance of the synchronous rectifier switch. The detection threshold is 1 A typical.

[Figure 45 i](#page-13-2)llustrates the inductor current waveform during normal operation and during current limit. The output current, I_{OUT}, is the average of the inductor ripple current waveform. The low-to-medium load current waveform illustrates the continuous conduction mode operation with peak and valley inductor currents below the current limit threshold. When the load current is increased, the ripple waveform maintains the same amplitude and frequency because the current falls below the current limit threshold at the valley of the ripple waveform. As the current falls below the threshold during the normal off time of each cycle, the start of each on time is not delayed, and the circuit output voltage is regulated at the correct value.

When the load current is further increased such that the lower peak is above the current limit threshold, the off time is lengthened to allow the current to decrease to this threshold before the next on time begins.

Both V_{OUT} and the switching frequency are reduced as the circuit operates in constant current mode. The load current (IocL) under these conditions is equal to the current limit threshold plus half the ripple current, as shown in Equation 5 and i[n Figure 44.](#page-13-3)

The ripple current is calculated using Equation 6.

$$
\Delta I_L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L}
$$
\n(6)

The [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) also provides a negative current limit to prevent an excessive reverse inductor current when the switching section sinks current from the load in forced continuous conduction mode. Under negative current limit conditions, both the highside and low-side switches are disabled.

Figure 45. Inductor Current—Current Limit Operation

SOFT START

The [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) has an internal soft start function that ramps the output voltage in a controlled manner upon startup, therefore limiting the inrush current. This prevents possible input voltage drops when a battery or a high impedance power source is connected to the input of the converter.

ENABLE

The device starts operation with soft start when the EN pin is toggled from logic low to logic high. Pulling the EN pin low forces the device into shutdown mode, with a typical shutdown current of 0.01 µA. In shutdown mode, both the high-side and low-side power switches are turned off, the internal resistor feedback divider is disconnected, and the entire control circuitry is switched off. For proper operation, the device is in shutdown mode when voltage applied to this pin is less than 0.4 V and enabled when voltage applied is greater than 1.3 V. This pin must not be left floating.

UNDERVOLTAGE LOCKOUT

The undervoltage lockout circuit prevents the device from operating incorrectly at low input voltages. It prevents the converter from turning on the main switch and the synchronous switch under undefined conditions and, therefore, prevents deep discharge of the battery supply.

THERMAL SHUTDOWN

When the junction temperature, T_J , exceeds 150 $^{\circ}$ C typical, the device goes into thermal shutdown. In this mode, the highside and low-side power switches are off. The device resumes operation when the junction temperature again falls below 135°C typical.

APPLICATIONS INFORMATION

The external component selection for th[e ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) applications circuit, as shown in [Figure 1,](#page-0-4) is driven by the load requirement and begins with the selection of Inductor L. Once the inductor is chosen, C_{IN} and C_{OUT} can be selected.

INDUCTOR SELECTION

The high switching frequency of th[e ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) allows for minimal output voltage ripple, even with small inductors. Inductor sizing is a trade-off between efficiency and transient response. A small inductor leads to a larger inductor current ripple that provides excellent transient response but degrades efficiency. Due to the high switching frequency of th[e ADP2102,](http://www.analog.com/ADP2102?doc=ADP2102.pdf) multilayer ceramic inductors can be used for an overall smaller solution size. Shielded ferrite core inductors are recommended for their low core losses and low electromagnetic interference (EMI).

As a guideline, the inductor peak-to-peak current ripple, ΔI_L , is typically set to 1/3 of the maximum load current for optimal transient response and efficiency.

$$
\Delta I_L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L} \approx \frac{I_{LOAD(MAX)}}{3}
$$
(7)
\n
$$
L_{IDEAL} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times 0.3 \times I_{LOAD(MAX)}}
$$

where
$$
f_{SW}
$$
 is the switching frequency.

Finally, it is important that the inductor be capable of handling the maximum peak inductor current, I_{PK}, determined by the following equation:

$$
I_{PK} = I_{LOAD(MAX)} + \Delta I_L/2
$$
\n(8)

The dc current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. [Table 5 s](#page-16-1)hows some typical surface mount inductors that work well in [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) applications.

INPUT CAPACITOR SELECTION

The input capacitor must be able to support the maximum input operating voltage and the maximum rms input current. The rms input current flowing through the input capacitor is, at maximum, $I_{\text{OUT}}/2$. Select an input capacitor capable of withstanding the rms input current for the maximum load current in the application to be used.

$$
I_{rms} = I_{OUTMAX} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}}
$$
(9)

The input capacitor reduces input voltage ripple caused by the switch currents on the PVIN pin. Place the input capacitor as close as possible to the PVIN pin.

In principle, different types of capacitors can be considered, but for battery-powered applications, the best choice is a multilayer ceramic capacitor, due to its small size and equivalent series resistance (ESR).

It is recommended that the PVIN pin be bypassed with a 2.2μ F or larger ceramic input capacitor. The size of the input capacitor can be increased without any limit for better input voltage filtering. X5R or X7R dielectrics are recommended, with a voltage rating of 6.3 V or 10 V. Y5U and Z5U dielectrics are not recommended, due to their poor temperature and dc bias characteristics.

In applications with greater than 300 mA load current, a ceramic bypass capacitor of 0.01 µF is recommended on the AVIN pin for better regulation performance.

OUTPUT CAPACITOR SELECTION

The output capacitor selection affects both the output voltage ripple and the loop dynamics of the converter. For a given loop crossover frequency (the frequency at which the loop gain drops to 0 dB), the maximum voltage transient excursion (overshoot) is inversely proportional to the value of the output capacitor. The [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) is designed to operate with small ceramic capacitors that have low ESR and equivalent series inductance (ESL) and are thus comfortably able to meet tight output voltage ripple specifications. X5R or X7R dielectrics are recommended with a voltage rating of 6.3 V or 10 V. Y5V and Z5U dielectrics are not recommended, due to their poor temperature and dc bias characteristics. When choosing output capacitors, it is also important to account for the loss of capacitance due to output voltage dc bias. If ceramic output capacitors are used, the capacitor rms ripple current rating should always meet the application requirements. The rms ripple current is calculated as

$$
I_{rms(COUT)} = \frac{1}{2\sqrt{3}} \times \frac{V_{OUT} \times (V_{IN_MAX} - V_{OUT})}{L \times f_{SW} \times V_{IN_MAX}}
$$
(10)

At nominal load currents, the converter operates in forced continuous conduction mode, and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor.

$$
\Delta V_{OUT} = \Delta I_L \times (ESR + 1/(8 \times C_{OUT} \times f_{SW}))
$$
\n(11)

The largest voltage ripple occurs at the highest input voltage, VIN. At light load currents, the converter operates in power save mode, and the output voltage ripple is dependent on the output capacitor value. The [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) control loop is stable with a ceramic output capacitor of 2.2 μ F. For better transient performance, a 10 μ F ceramic capacitor is recommended at the output[. Table 6](#page-16-2) lists input and output MLCC capacitors recommended for [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) applications.

Table 5. Recommended Inductor Selection

Table 6. Recommended Input and Output Capacitor Selection

TYPICAL APPLICATION CIRCUITS

Figure 47[. ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) Fixed Output Voltage Options (0 mA ≤ I_{LOAD} ≤ 300 mA)

Figure 48[. ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) Fixed Output Voltage Options (0 mA $\leq I_{\text{LOAD}} \leq 600$ mA)

Figure 50[. ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) Adjustable Output Voltage Options (0 mA ≤ I_{LOAD} ≤ 600 mA)

SETTING THE OUTPUT VOLTAGE

The output voltage of th[e ADP2102 a](http://www.analog.com/ADP2102?doc=ADP2102.pdf)djustable output voltage options is externally set by a resistive voltage divider from the output voltage to FB. The ratio of the resistive voltage divider sets the output voltage, and the absolute value of those resistors sets the divider string current. For lower divider string currents, the small 10 nA (50 nA maximum) FB bias current should be taken into account when calculating resistor values. The FB bias current can be ignored for a higher divider string current, but doing so degrades the efficiency at very light loads.

For the [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) adjustable output voltage options, the equation for output voltage selection is

$$
V_{OUT} = V_{FB} (1 + R_l/R_2)
$$
 (12)

where:

V_{OUT} is the output voltage.

 V_{FB} is the feedback voltage, 0.8 V. R_1 is the feedback resistor from V_{OUT} to FB. R_2 is the feedback resistor from FB to GND.

For any adjustable output voltage greater than 1.875 V, a feedforward capacitor must be added across R1 for better transient performance and stability. The formula for calculation of C1 is

$$
C_{FF} = 1/(2\pi \times R1 \times f_{CO}/2)
$$
 (13)

For example, in a 5 V to 3.3 V application, if a 4.7 µF capacitor is used at the output, a 6.8 pF feed-forward capacitor is recommended. The output capacitor value dictates the loop crossover frequency, f ∞ . For an output capacitor of 4.7 µF, the loop crossover frequency is 150 kHz.

The high frequency zero created by C_{FF} and R1 can be very important for transient load applications. Capacitor CFF provides phase lead and functions as a speed-up capacitor to output voltage changes, so it tends to short out R1 and improve the high frequency response. This zero tends to produce a positive-going bump in the phase plot. Ideally, the peak of this bump is centered over the crossover frequency of the loop. The R1 and CFF zero is located at

$$
f_Z = 1/(2\pi \times R1 \times C_{FF})
$$
 (14)

Th[e ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) fixed output voltage options include the resistive voltage divider internally, reducing the external circuitry required. For improved load regulation, connect the FB/OUT to the output voltage as close as possible to the load.

For more information about the V_{OUT} configurations of the [ADP2102 a](http://www.analog.com/ADP2102?doc=ADP2102.pdf)djustable output voltage options, se[e Table 7.](#page-18-2)

EFFICIENCY CONSIDERATIONS

Efficiency is defined as the ratio of output power to input power. The high efficiency of th[e ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) has two distinct advantages. First, only a small amount of power is lost in the dc-to-dc converter package that reduces thermal constraints. In addition, high efficiency delivers the maximum output power for the given input power, extending battery life in portable applications.

Following are the four major sources of power loss in dc-to-dc converters like th[e ADP2102:](http://www.analog.com/ADP2102?doc=ADP2102.pdf)

- Power switch conduction losses
- Inductor losses
- Switching losses
- Transition losses

Power Switch Conduction Losses

Power switch conduction losses are caused by the flow of output current through the P-channel power switch and the N-channel synchronous rectifier, which have internal resistances $(R_{DS(ON)})$ associated with them. The amount of power loss can be approximated by

$$
P_{\text{SW_COND}} = (R_{DS\,(ON)_P} \times D + R_{DS\,(ON)_N} \times (1 - D)) \times I_{OUT}^2 \quad (15)
$$

where $D = V_{OUT}/V_{IN}$.

The internal resistance of the power switches increases with temperature but decreases with higher input voltage. [Figure 24](#page-8-0) in th[e Typical Performance Characteristics](#page-5-0) section shows the change in R_{DS (ON)} vs. input voltage, an[d Figure 25](#page-8-1) shows the change in $R_{DS(ON)}$ vs. temperature for both power devices.

Inductor Losses

Inductor conduction losses are caused by the flow of current through the inductor, which has an internal resistance (DCR) associated with it. Larger sized inductors have smaller DCR, which may decrease inductor conduction losses.

Inductor core losses are related to the magnetic permeability of the core material. Because th[e ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) is a high switching frequency dc-to-dc converter, shielded ferrite core material is recommended for its low core losses and low EMI.

The total amount of inductor power loss can be calculated by

$$
P_L = DCR \times I_{OUT}^2 + Core Losses \tag{16}
$$

Switching Losses

Switching losses are associated with the current drawn by the driver to turn on and turn off the power devices at the switching frequency. Each time a power device gate is turned on and turned off, the driver transfers a charge ΔQ from the input supply to the gate and then from the gate to ground.

The amount of power loss can be calculated by

$$
P_{SW} = (C_{GATE_P} + C_{GATE_N}) \times V_{IN}^2 \times f_{SW}
$$
 (17)

where:

CGATE_P is the gate capacitance of the internal high-side switch. $C_{GATE,N}$ is the gate capacitance of the internal low-side switch. f_{SW} is the switching frequency.

Transition Losses

Transition losses occur because the P-channel switch cannot turn on or turn off instantaneously. In the middle of an LX node transition, the power switch provides all the inductor current. The source to drain voltage of the power switch is half the input voltage, resulting in power loss. Transition losses increase with load current and input voltage and occur twice for each switching cycle.

The amount of power loss can be calculated by

$$
P_{TRAN} = V_{IN}/2 \times I_{OUT} \times (t_R + t_F) \times f_{SW}
$$
\n(18)

where:

 t_R is the rise time of the LX node. t_F is the fall time of the LX node.

THERMAL CONSIDERATIONS

In most applications, th[e ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) does not dissipate a lot of heat, due to its high efficiency. However, in applications with maximum loads at high ambient temperature, low supply voltage, and high duty cycle, the heat dissipated in the package is great enough that it may cause the junction temperature of the die to exceed the maximum junction temperature of 125°C. Once the junction temperature exceeds 150°C, the converter goes into thermal shutdown. It recovers only after the junction temperature has decreased to below 135°C to prevent any permanent damage. Therefore, thermal analysis for the chosen application solution is very important to guarantee reliable performance over all conditions.

The junction temperature of the die is the sum of the ambient temperature of the environment and the temperature rise of the package due to power dissipation, shown in the following equation:

$$
T_J = T_A + T_R \tag{19}
$$

where:

 T_I is the junction temperature.

 T_A is the ambient temperature.

 T_R is the rise in temperature of the package due to power dissipation in it.

The rise in temperature of the package is directly proportional to the power dissipation in the package. The proportionality constant for this relationship is defined as the thermal resistance from the junction of the die to the ambient temperature, as shown in the following equation:

$$
T_R = \theta_{JA} \times P_D \tag{20}
$$

where:

 T_R is the rise in temperature of the package.

 θ_{IA} is the thermal resistance from the junction of the die to the ambient temperature of the package.

 P_D is the power dissipation in the package.

DESIGN EXAMPLE

The calculations in this section provide only a rough estimate and are no substitute for bench evaluation.

Consider an application in which the [ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) is used to step down from 3.6 V to 1.8 V with an input voltage range of 2.7 V to 4.2 V.

$$
V_{OUT} = 1.8 \text{ V at } 600 \text{ mA}
$$

Pulsed Load = 300 mA

$$
V_{IN} = 2.7 \text{ V to } 4.2 \text{ V } (3.6 \text{ V typical})
$$

$$
f_{SW} = 3 \text{ MHz (typical)}
$$

$$
T_A = 85^{\circ}\text{C}
$$

Inductor

$$
\Delta I_L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L} \approx \frac{I_{LOAD \ (MAX)}}{3} = 0.6/3 = 200 \text{ mA}
$$

$$
L = \frac{V_{OUT} \times (1 - V_{OUT} / V_{INMAX})}{f_{SW} \times 0.3 \times I_{LOAD \ (MAX)}} =
$$

$$
\frac{1.8 \times (1 - 1.8/4.2)}{(3 \times 10^6 \times 0.3 \times 0.6)} = 1.90 \text{ }\mu\text{H}
$$

Choose a 2.2 µH inductor for this application.

 $I_{PK} = I_{LOAD(MAX)} + \Delta I_L/2 = 0.6 + 0.2/2 = 0.7$ A

 $P_L = I_{OUTMAX}^2 \times DCR = (0.6 \text{ A})^2 \times 0.08 \Omega$ (FDK $MIPF2520D$) = 29 mW

Output Capacitor

For transient applications, assume a droop of 0.1 V. Typically, it takes two to three cycles for the output to settle from a load transient because the capacitor alone supplies the load current until the loop responds.

Under these conditions, a minimum required output capacitance is calculated as follows:

$$
C_{\text{OUT_MIN}} = 3 \times \frac{\Delta I_{\text{LOAD}}}{V_{\text{DROOP}} \times f_{\text{SW}}} \: = \: \frac{3 \times 0.3}{0.1 \times 3 \times 10^6} \: = \: 3 \: \mu\text{F}
$$

Choose a 4.7 μF capacitor for this application.

For an instantaneous step decrease in load current, the output capacitor required to limit the output voltage overshoot (V_{OS}) during a full load to no load transient must be determined. This transient requires the excess energy stored in the output inductor to be absorbed by the output capacitor with a limited overshoot in the output voltage.

Assuming an overshoot of 50 mV for a full load transient,

$$
C_{OUT}=\frac{L\times I_{OUT}^2}{\left(V_{OUT}+V_{OS}\right)^2-V_{OUT}^2}=\frac{2.2\ \mu\,H\times (0.6)^2}{\left(1.85\right)^2-\left(1.8\right)^2}=4.33\ \mu\text{F}
$$

Choose a 4.7 μF capacitor for this application.

$$
I_{rms} = \frac{1}{2\sqrt{3}} \times \frac{V_{OUT} \times (V_{IN_MAX} - V_{OUT})}{L \times f_{SW} \times V_{IN_MAX}} =
$$

$$
\frac{1}{2\sqrt{3}} \times \frac{1.8 \times (4.2 - 1.8)}{2.2 \times 10^{-6} \times 3 \times 10^{6} \times 4.2} = 45 \text{ mA rms}
$$

 $P_{\text{COUT}} = I_{\text{rms}}^2 \times ESR = (0.045)^2 \times 0.005 = 10.12 \text{ }\mu\text{W}$

Input Capacitor

Assume an input ripple of 27 mV based on 1% of V_{IN_MIN} . For ceramic capacitors, the typical ESR is from 5 m Ω to 15 m Ω .

$$
C_{IN} = \frac{1}{(\Delta V_{IN} / I_{OUT} - ESR) \times 4 \times f_{SW}} =
$$

$$
\frac{1}{(0.027/0.6 - 0.005) \times 4 \times 3 \times 10^6} = 2.2 \, \mu\text{F}
$$

 $I_{rms} = I_{OUT}/2 = 0.3$ A rms

$$
P_{\text{CIN}} = I_{\text{rms}}^2 \times ESR = (0.3)^2 \times 0.005 = 450 \, \mu \text{W}
$$

Losses

 $P_{SW_COND} = (R_{DS(ON)_P} \times D + R_{DS(ON)_N} \times (1 - D)) \times I_{OUT}^2 =$ $(0.310 \times 0.5 + 0.145 \times 0.5) \times (0.6)^2 = 82$ mW

 $P_{TRAN} = (V_{IN}/2) \times I_{OUT} \times (t_R + t_F) \times f_{SW} =$ $(3.6/2) \times 0.6 \times (5 \text{ ns} + 5 \text{ ns}) \times 3 \times 10^6 = 32.4 \text{ mW}$

 $P_{SW} = (C_{GATE_P} + C_{GATE_N}) \times V_{IN}^2 \times f_{SW} = (200 \text{ pF}) \times$ $(3.6)^2 \times 3 \times 10^6 = 7.8$ mW

 $P_L = DCR \times I_{OUT}^2 = 0.08 \times (0.6)^2 = 28.8$ mW

 $P_{LOSS} = P_{SW\ COD} + P_{TRAN} + P_{SW} + P_L =$ 82 mW + 32.4 mW + 7.8 mW + 28.8 mW = 151 mW

 $T_{IMAX} = T_A + \theta_{IA}$

 $P_{LOS} = 85^{\circ}\text{C} + 54^{\circ}\text{C/W} \times 151 \text{ mW} = 93.15^{\circ}\text{C}$

PLOSS is well below the junction temperature maximum of 125°C.

CIRCUIT BOARD LAYOUT RECOMMENDATIONS

Good circuit board layout is essential in obtaining the best performance from the [ADP2102.](http://www.analog.com/ADP2102?doc=ADP2102.pdf) Poor circuit layout degrades the output ripple and regulation, as well as the EMI and electromagnetic compatibility performance.

[Figure 52](#page-22-0) an[d Figure 53](#page-22-1) show the ideal circuit board layout for the typical applications circuit shown in [Figure 48.](#page-16-3) Use this layout to achieve the highest performance. Refer to the following guidelines for optimum layout:

- Use separate analog and power ground planes. Connect the ground reference of sensitive analog circuitry, such as output voltage divider components, to analog ground. In addition, connect the ground references of power components, such as input and output capacitors, to power ground. Connect both ground planes to the exposed pad of the [ADP2102.](http://www.analog.com/ADP2102?doc=ADP2102.pdf)
- Place the input capacitor as close to the PVIN pin as possible and connect the other end to the closest power ground plane.
- For low noise and better transient performance, a filter is recommended between PVIN and AVIN. Place the 0.1 μF, 10 Ω low-pass input filter between the AVIN pin and the PVIN pin, as close to AVIN as possible; or the AVIN pin can be bypassed with a ≥1 pF capacitor to the nearest GND plane.
- Ensure that the high current loops are as short and as wide as possible. Make the high current path from C_{IN} through L, C_{OUT} , and the PGND plane back to C_{IN} as short as possible. To accomplish this, ensure that the input and output capacitors share a common PGND plane. In addition, make the high current path from the PGND pin through L and C_{OUT} back to the PGND plane as short as possible. To do this, ensure that the PGND pin of th[e ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) is tied to the PGND plane as close as possible to the input and output capacitors.
- Place the feedback resistor divider network as close as possible to the FB pin to prevent noise pickup. Try to minimize the length of trace connecting the top of the feedback resistor divider to the output while keeping away from the high current traces and the switch node (LX) that can lead to noise pickup. To reduce noise pickup, place an analog ground plane on either side of the FB trace and make it as small as possible to reduce the parasitic capacitance pickup.

06631-041

RECOMMENDED LAYOUT

Figure 51. Recommended PCB Layout of th[e ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) Fixed Output Voltage Options

Figure 52. Recommended Layout of the Top Layer of th[e ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) Fixed Output Voltage Options Application Board

Figure 53. Recommended Layout of the Bottom Layer of th[e ADP2102](http://www.analog.com/ADP2102?doc=ADP2102.pdf) Fixed Output Voltage Options Application Board

OUTLINE DIMENSIONS

Figure 54. 8-Lead Lead Frame Chip Scale Package [LFCSP] 3 mm × 3 mm Body and 0.75 mm Package Height (CP-8-13) Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

² 2.5 V to 3.3 V adjustable output voltage option is from 4.5 V < V_{IN} < 5.5 V only.

³ Operating junction temperature range: −40°C to +125°C.

©2007–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06631-0-7/16(C)

www.analog.com