



# N-channel 800 V, 0.95 Ω typ., 5 A MDmesh™ K5 Power MOSFET in a I²PAKFP package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ID
STFI7LN80K5	800 V	1.15 Ω	5 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STFI7LN80K5	7LN80K5	I <sup>2</sup> PAKFP (TO-281)	Tube

Contents STFI7LN80K5

## Contents

1	Electric	eal ratings	3
2	Electric	eal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	_	I <sup>2</sup> PAKFP (TO-281) package information	
5	Revisio	n history	11

STFI7LN80K5 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	± 30	V
$I_{D}^{(1)}$	Drain current (continuous) at T <sub>C</sub> = 25 °C	5	Α
$I_{D}^{(1)}$	Drain current (continuous) at T <sub>C</sub> = 100 °C	3.4	Α
I <sub>D</sub> <sup>(2)</sup>	Drain current (pulsed)	20	Α
P <sub>TOT</sub>	Total dissipation at $T_C = 25$ °C	25	W
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; T <sub>C</sub> =25 °C)		V
dv/dt (3)	Peak diode recovery voltage slope	4.5	\//
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
T <sub>stg</sub>	Storage temperature	- 55 to 150	°C
$T_J$	Operating junction temperature	- 55 (0 150	C

#### Notes:

**Table 3: Thermal data** 

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	5	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

**Table 4: Avalanche characteristics** 

	Symbol	Parameter	Value	Unit
	$I_{AR} \qquad \begin{array}{l} \text{Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$)} \\ \\ E_{AS} \qquad \begin{array}{l} \text{Single pulse avalanche energy (starting $T_{j} = 25 \text{ °C}$, $I_{D} = I_{AR}$,} \\ \\ V_{DD} = 50 \text{ V}) \end{array}$		1.5	А
			200	mJ

 $<sup>^{(1)}</sup>$ Limited by maximum junction temperature.

<sup>(2)</sup>Pulse width limited by safe operating area.

 $<sup>^{(3)}</sup>I_{SD} \le 5$  A, di/dt 100 A/ $\mu$ s; V<sub>DS</sub> peak < V<sub>(BR)DSS</sub>,V<sub>DD</sub>= 640 V

 $<sup>^{(4)}</sup>V_{DS} \le 640 \text{ V}$ 

Electrical characteristics STFI7LN80K5

### 2 Electrical characteristics

T<sub>C</sub> = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			٧
		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 \text{ °C}$			50	μΑ
I <sub>GSS</sub>	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
$V_{GS(th)}$	Gate threshold voltage	$V_{DS}=V_{GS},I_D=100\;\mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}$		0.95	1.15	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		1	270	1	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	1	22	1	рF
$C_{rss}$	Reverse transfer capacitance	VGS - 0 V	1	0.5	ı	рF
C <sub>o(er)</sub> <sup>(1)</sup>	Equivalent capacitance energy related	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$	1	17	1	nC
$C_{o(tr)}^{(2)}$	Equivalent capacitance time related	V	ı	48	ı	nC
$R_g$	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D=0 \text{ A}$	1	7.5	1	Ω
$Q_g$	Total gate charge	$V_{DD} = 640 \text{ V}, I_{D} = 5 \text{ A}$	-	12	-	nC
$Q_{gs}$	Gate-source charge	V <sub>GS</sub> = 10 V	-	2.6	-	nC
$Q_{gd}$	Gate-drain charge	See (Figure 15: "Test circuit for gate charge behavior")	-	8.6	-	nC

#### Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 400 V, $I_{D}$ =2.5 A, $R_{G}$ = 4.7 $\Omega$	1	9.3	1	ns
t <sub>r</sub>	Rise time	$V_{GS} = 10 \text{ V}$	1	6.7	1	ns
t <sub>d(off)</sub>	Turn-off delay time	See (Figure 14: "Test circuit for resistive load switching times" and	1	23.6	1	ns
t <sub>f</sub>	Fall time	Figure 19: "Switching time waveform")	-	17.4	-	ns

 $<sup>^{(1)}</sup>$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

 $<sup>^{(2)}\</sup>text{Time}$  related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		5	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		20	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 5 A$ , $V_{GS} = 0 V$	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/μs, V <sub>DD</sub> = 60 V See Figure 16: "Test circuit for inductive load switching and diode recovery times"	-	276		ns
Q <sub>rr</sub>	Reverse recovery charge		-	2.13		μС
I <sub>RRM</sub>	Reverse recovery current		-	15.4		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/μs	-	402		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C See Figure 16: "Test circuit for inductive load switching and diode recovery times"	-	2.79		μС
I <sub>RRM</sub>	Reverse recovery current		-	13.9		Α

#### Notes:

Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	$I_{GS}=\pm 1$ mA, $I_{D}=0$ A	30	-	-	٧


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area

 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

### 2.2 Electrical characteristics (curves)







STFI7LN80K5 Electrical characteristics

Figure 8: Capacitance variations

C
(pF)

10<sup>3</sup>

10<sup>2</sup>

10<sup>1</sup>

10<sup>-1</sup>

10<sup>-1</sup>


10<sup>-1</sup>


10<sup>0</sup>


10<sup>1</sup>

10<sup>2</sup>

V<sub>os</sub> (V)







**Test circuits** STFI7LN80K5

#### **Test circuits** 3




Figure 15: Test circuit for gate charge behavior 1 kΩ ⊥ 100 nF I<sub>G</sub>= CONST 2.7 kΩ 47 kΩ

Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit




Figure 18: Unclamped inductive waveform





Figure 19: Switching time waveform



STFI7LN80K5 Package information

### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 I<sup>2</sup>PAKFP (TO-281) package information

Α В 97 D1 11 D 77 -F1 (x3) F(x3)Ε G 8291506 Re v. C

Figure 20: I<sup>2</sup>PAKFP (TO-281) package outline

Table 10: I<sup>2</sup>PAKFP (TO-281) mechanical data

Dim	mm				
Dim.	Min.	Тур.	Max.		
Α	4.40		4.60		
В	2.50		2.70		
D	2.50		2.75		
D1	0.65				
E	0.45				
F	0.75		1.00		
F1			1.20		
G	4.95		5.20		
Н	10.00		10.40		
L1	21.00		23.00		
L2	13.20		14.10		
L3	10.55		10.85		
L4	2.70		3.20		
L5	0.85		1.25		
L6	7.50	7.60	7.70		

STFI7LN80K5 Revision history

# 5 Revision history

**Table 11: Document revision history** 

Date	Revision	Changes
15-Dec-2015	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

